| a83aa72f | 04-Jul-2023 |
Raghu Krishnamurthy <raghu.ncstate@gmail.com> |
docs(spm): document new build option
Add documentation for the new build option ENABLE_SPMD_LP.
Signed-off-by: Raghu Krishnamurthy <raghu.ncstate@gmail.com> Change-Id: I808e6c00e3699fc900dc97e889af
docs(spm): document new build option
Add documentation for the new build option ENABLE_SPMD_LP.
Signed-off-by: Raghu Krishnamurthy <raghu.ncstate@gmail.com> Change-Id: I808e6c00e3699fc900dc97e889af63cc01cae794
show more ...
|
| 5ac3fdcd | 09-Aug-2023 |
Elizabeth Ho <elizabeth.ho@arm.com> |
docs: add instructions for PDF generation of docs
This patch details the required packages and terminal commands for building the documentation in PDF format locally.
Change-Id: Ic5f416b73e46d5f362
docs: add instructions for PDF generation of docs
This patch details the required packages and terminal commands for building the documentation in PDF format locally.
Change-Id: Ic5f416b73e46d5f362fe9eb909200b95eda19e6a Signed-off-by: Elizabeth Ho <elizabeth.ho@arm.com>
show more ...
|
| ffdf5ea4 | 09-May-2023 |
Rajasekaran Kalidoss <rajasekaran.kalidoss@arm.com> |
docs(ethos-n): update build-options.rst
Move documentation related to Arm(R) Ethos(TM)-N NPU driver from docs/plat/arm/arm-build-options.rst to docs/getting_started/build-options.rst.
Signed-off-by
docs(ethos-n): update build-options.rst
Move documentation related to Arm(R) Ethos(TM)-N NPU driver from docs/plat/arm/arm-build-options.rst to docs/getting_started/build-options.rst.
Signed-off-by: Rajasekaran Kalidoss <rajasekaran.kalidoss@arm.com> Change-Id: I388e8dcd3950b11bc3305f5e6396ee2e49c04493
show more ...
|
| 43a6544f | 25-Jul-2023 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "chore(docs): update march utility details" into integration |
| 4d0b6632 | 24-Mar-2023 |
Maksims Svecovs <maksims.svecovs@arm.com> |
feat(mte): adds feature detection for MTE_PERM
Adds feature detection for v8.9 feature FEAT_MTE_PERM. Adds respective ID_AA64PFR2_EL1 definitions and ENABLE_FEAT_MTE_PERM define.
Change-Id: If24b42
feat(mte): adds feature detection for MTE_PERM
Adds feature detection for v8.9 feature FEAT_MTE_PERM. Adds respective ID_AA64PFR2_EL1 definitions and ENABLE_FEAT_MTE_PERM define.
Change-Id: If24b42f1207154e639016b0b840b2d91c6ee13d4 Signed-off-by: Maksims Svecovs <maksims.svecovs@arm.com> Signed-off-by: Harrison Mutai <harrison.mutai@arm.com>
show more ...
|
| 019311e7 | 18-Jul-2023 |
Govindraj Raja <govindraj.raja@arm.com> |
chore(docs): update march utility details
commit@7794d6c8f8c44acc14fbdc5ada5965310056be1e added a march utility but the details were not updated in docs.
Update docs to provide a glimpse of march u
chore(docs): update march utility details
commit@7794d6c8f8c44acc14fbdc5ada5965310056be1e added a march utility but the details were not updated in docs.
Update docs to provide a glimpse of march utility added.
Change-Id: I696cb9a701a30d7bf36a1ecd38a80d07df1fd551 Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
show more ...
|
| 5dbb812e | 17-Jul-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "docs: move common build option from Arm-specific to common file" into integration |
| 83a4dae1 | 16-Feb-2023 |
Boyan Karatotev <boyan.karatotev@arm.com> |
refactor(pmu): convert FEAT_MTPMU to C and move to persistent register init
The FEAT_MTPMU feature disable runs very early after reset. This means, it needs to be written in assembly, since the C ru
refactor(pmu): convert FEAT_MTPMU to C and move to persistent register init
The FEAT_MTPMU feature disable runs very early after reset. This means, it needs to be written in assembly, since the C runtime has not been initialised yet.
However, there is no need for it to be initialised so soon. The PMU state is only relevant after TF-A has relinquished control. The code to do this is also very verbose and difficult to read. Delaying the initialisation allows for it to happen with the rest of the PMU. Align with FEAT_STATE in the process.
BREAKING CHANGE: This patch explicitly breaks the EL2 entry path. It is currently unsupported.
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: I2aa659d026fbdb75152469f6d19812ece3488c6f
show more ...
|
| acd03f4b | 27-Jun-2023 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
docs: move common build option from Arm-specific to common file
Moved common build options from Arm-specific file to common build file.
Change-Id: If74b6223972ae3a6c11d9f9d2fbd8d2ee008b6e5 Signed-o
docs: move common build option from Arm-specific to common file
Moved common build options from Arm-specific file to common build file.
Change-Id: If74b6223972ae3a6c11d9f9d2fbd8d2ee008b6e5 Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| 31df0632 | 22-Jun-2023 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
docs: move the Juno-specific build option to Arm build option file
Moved the Juno-specific build option from the common build option file to the Arm build option file.
Change-Id: I0f53203f0cfca4a3b
docs: move the Juno-specific build option to Arm build option file
Moved the Juno-specific build option from the common build option file to the Arm build option file.
Change-Id: I0f53203f0cfca4a3baadab2cee4339c9694cfe8b Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| bf1e58e7 | 16-Jun-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "docs: update PSCI reference" into integration |
| f43e09a1 | 09-Jun-2023 |
Boyan Karatotev <boyan.karatotev@arm.com> |
fix(cpus): reduce generic_errata_report()'s size
For a pretty implementation and straightforward code, the CVE/erratum dispatching of the errata status reporting was done with a macro, closely follo
fix(cpus): reduce generic_errata_report()'s size
For a pretty implementation and straightforward code, the CVE/erratum dispatching of the errata status reporting was done with a macro, closely following the old code. Unfortunately, this produces a function that was over a kilobyte in size, which unsurprisingly doesn't fit on some platforms.
Convert the macro to a proper C function and call it once. Also hide the errata ordering checking behind the FEATURE_DETECTION flag to further save space. This functionality is not necessary for most builds. Development and platform bringup builds, which should find this functionality useful, are expected to have FEATURE_DETECTION enabled.
This reduces the function to under 600 bytes.
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: Ibf5376a26cbae28d9dc010128452cb3c694a3f78
show more ...
|
| 3be6b4fb | 15-Jun-2023 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
docs: update PSCI reference
PSCI specification reference in the documentation is updated to point to latest specification and duplicate PSCI references are removed.
Change-Id: I35ee365f08c557f3017a
docs: update PSCI reference
PSCI specification reference in the documentation is updated to point to latest specification and duplicate PSCI references are removed.
Change-Id: I35ee365f08c557f3017af4d51f6d063a7501b27e Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| 0d7e702e | 12-May-2023 |
Govindraj Raja <govindraj.raja@arm.com> |
docs(prerequisites): update software and libraries prerequisites
Update to use the following software:
- mbed TLS == 3.4.0 - (DTC) >= 1.4.7 - Ubuntu 22.04 for builds.
Signed-off-by: Govindraj Raja
docs(prerequisites): update software and libraries prerequisites
Update to use the following software:
- mbed TLS == 3.4.0 - (DTC) >= 1.4.7 - Ubuntu 22.04 for builds.
Signed-off-by: Govindraj Raja <govindraj.raja@arm.com> Change-Id: I384aab4dfee9cae9453eebf4091abe82ef9ccfaa
show more ...
|
| 269f3dae | 09-May-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "mp/feat_ras" into integration
* changes: refactor(cpufeat): enable FEAT_RAS for FEAT_STATE_CHECKED refactor(ras): replace RAS_EXTENSION with FEAT_RAS |
| fdf9d768 | 09-May-2023 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "srm/Errata_ABI_El3" into integration
* changes: docs(errata_abi): document the errata abi changes feat(fvp): enable errata management interface fix(cpus): workaround
Merge changes from topic "srm/Errata_ABI_El3" into integration
* changes: docs(errata_abi): document the errata abi changes feat(fvp): enable errata management interface fix(cpus): workaround platforms non-arm interconnect refactor(errata_abi): factor in non-arm interconnect feat(errata_abi): errata management firmware interface
show more ...
|
| c214ced4 | 09-May-2023 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "bk/context_refactor" into integration
* changes: fix(gicv3): restore scr_el3 after changing it refactor(cm): make SVE and SME build dependencies logical |
| 9202d519 | 13-Feb-2023 |
Manish Pandey <manish.pandey2@arm.com> |
refactor(ras): replace RAS_EXTENSION with FEAT_RAS
The current usage of RAS_EXTENSION in TF-A codebase is to cater for two things in TF-A : 1. Pull in necessary framework and platform hooks for Firm
refactor(ras): replace RAS_EXTENSION with FEAT_RAS
The current usage of RAS_EXTENSION in TF-A codebase is to cater for two things in TF-A : 1. Pull in necessary framework and platform hooks for Firmware first handling(FFH) of RAS errors. 2. Manage the FEAT_RAS extension when switching the worlds.
FFH means that all the EAs from NS are trapped in EL3 first and signaled to NS world later after the first handling is done in firmware. There is an alternate way of handling RAS errors viz Kernel First handling(KFH). Tying FEAT_RAS to RAS_EXTENSION build flag was not correct as the feature is needed for proper handling KFH in as well.
This patch breaks down the RAS_EXTENSION flag into a flag to denote the CPU architecture `ENABLE_FEAT_RAS` which is used in context management during world switch and another flag `RAS_FFH_SUPPORT` to pull in required framework and platform hooks for FFH.
Proper support for KFH will be added in future patches.
BREAKING CHANGE: The previous RAS_EXTENSION is now deprecated. The equivalent functionality can be achieved by the following 2 options: - ENABLE_FEAT_RAS - RAS_FFH_SUPPORT
Signed-off-by: Manish Pandey <manish.pandey2@arm.com> Change-Id: I1abb9ab6622b8f1b15712b12f17612804d48a6ec
show more ...
|
| 9e2e777a | 18-Apr-2023 |
Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com> |
docs(build): update GCC to 12.2.Rel1 version
Updating toolchain to the latest production release version 12.2.Rel1 publicly available on https://developer.arm.com/
We build TF-A in CI using: AArch3
docs(build): update GCC to 12.2.Rel1 version
Updating toolchain to the latest production release version 12.2.Rel1 publicly available on https://developer.arm.com/
We build TF-A in CI using: AArch32 bare-metal target (arm-none-eabi) AArch64 ELF bare-metal target (aarch64-none-elf)
Change-Id: Ib603cf7417e6878683a1100d5f55311188e36e8e Signed-off-by: Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com>
show more ...
|
| e5d9b6f0 | 15-Mar-2023 |
Sona Mathew <SonaRebecca.Mathew@arm.com> |
docs(errata_abi): document the errata abi changes
Updated errata ABI feature enable flag and the errata non-arm interconnect based flag, the default values for when the feature is not enabled.
Chan
docs(errata_abi): document the errata abi changes
Updated errata ABI feature enable flag and the errata non-arm interconnect based flag, the default values for when the feature is not enabled.
Change-Id: Ieb2144a1bc38f4ed684fda8280842a18964ba148 Signed-off-by: Sona Mathew <SonaRebecca.Mathew@arm.com>
show more ...
|
| 0d122947 | 08-Mar-2023 |
Boyan Karatotev <boyan.karatotev@arm.com> |
refactor(cm): make SVE and SME build dependencies logical
Currently, enabling SME forces SVE off. However, the SME enablement requires SVE to be enabled, which is reflected in code. This is the oppo
refactor(cm): make SVE and SME build dependencies logical
Currently, enabling SME forces SVE off. However, the SME enablement requires SVE to be enabled, which is reflected in code. This is the opposite of what the build flags require.
Further, the few platforms that enable SME also explicitly enable SVE. Their platform.mk runs after the defaults.mk file so this override never materializes. As a result, the override is only present on the commandline.
Change it to something sensible where if SME is on then code can rely on SVE being on too. Do this with a check in the Makefile as it is the more widely used pattern. This maintains all valid use cases but subtly changes corner cases no one uses at the moment to require a slightly different combination of flags.
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: If7ca3972ebc3c321e554533d7bc81af49c2472be
show more ...
|
| d494b0ef | 02-May-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "feat(el3-runtime): handle traps for IMPDEF registers accesses" into integration |
| 0ed3be6f | 13-Apr-2023 |
Varun Wadekar <vwadekar@nvidia.com> |
feat(el3-runtime): handle traps for IMPDEF registers accesses
This patch introduces support to handle traps from lower ELs for IMPDEF system register accesses. The actual support is left to the plat
feat(el3-runtime): handle traps for IMPDEF registers accesses
This patch introduces support to handle traps from lower ELs for IMPDEF system register accesses. The actual support is left to the platforms to implement.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> Change-Id: I623d5c432b4ce4328b68f238c15b1c83df97c1e5
show more ...
|
| 1ff41ba3 | 28-Apr-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "feat(sme): enable SME2 functionality for NS world" into integration |
| 03d3c0d7 | 08-Nov-2022 |
Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com> |
feat(sme): enable SME2 functionality for NS world
FEAT_SME2 is an extension of FEAT_SME and an optional feature from v9.2. Its an extension of SME, wherein it not only processes matrix operations ef
feat(sme): enable SME2 functionality for NS world
FEAT_SME2 is an extension of FEAT_SME and an optional feature from v9.2. Its an extension of SME, wherein it not only processes matrix operations efficiently, but also provides outer-product instructions to accelerate matrix operations. It affords instructions for multi-vector operations. Further, it adds an 512 bit architectural register ZT0.
This patch implements all the changes introduced with FEAT_SME2 to ensure that the instructions are allowed to access ZT0 register from Non-secure lower exception levels.
Additionally, it adds support to ensure FEAT_SME2 is aligned with the existing FEATURE DETECTION mechanism, and documented.
Change-Id: Iee0f61943304a9cfc3db8f986047b1321d0a6463 Signed-off-by: Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com>
show more ...
|