Home
last modified time | relevance | path

Searched full:dclk_vop0 (Results 1 – 25 of 45) sorted by relevance

12

/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Drk3288-evb-rk628-rgb2hdmi-avb.dts88 assigned-clocks = <&cru DCLK_VOP0>;
H A Drk3288-evb-rk628-rgb2lvds-dual-avb.dts144 assigned-clocks = <&cru DCLK_VOP0>;
H A Drk3288-evb-rk628-rgb2lvds-avb.dts137 assigned-clocks = <&cru DCLK_VOP0>;
H A Drk3288-evb-android-rk808-edp-avb.dts150 assigned-clocks = <&cru DCLK_VOP0>;
H A Drk3288-th804-avb.dts183 assigned-clocks = <&cru DCLK_VOP0>;
H A Drk3288-evb-rk628-rgb2dsi-avb.dts326 assigned-clocks = <&cru DCLK_VOP0>;
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A DOK3568-C.dts109 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>, <&cru DCLK_VOP2>;
H A D.OK3568-C.dtb.pre.tmp
H A Drk3288.dtsi719 clocks = <&cru ACLK_VOP0>, <&cru DCLK_VOP0>, <&cru HCLK_VOP0>;
1617 <&cru DCLK_VOP0>,
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/rockchip/
H A Drockchip-vop.yaml113 <&cru DCLK_VOP0>,
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3528.c1057 case DCLK_VOP0: in rk3528_dclk_vop_get_clk()
1099 case DCLK_VOP0: in rk3528_dclk_vop_set_clk()
1403 case DCLK_VOP0: in rk3528_clk_get_rate()
1521 case DCLK_VOP0: in rk3528_clk_set_rate()
1573 case DCLK_VOP0: in rk3528_clk_set_parent()
H A Dclk_rk3288.c487 case DCLK_VOP0: in rockchip_vop_set_clk()
1186 case DCLK_VOP0: in rk3288_clk_set_rate()
1424 case DCLK_VOP0: in rk3288_vop_set_parent()
1444 case DCLK_VOP0: in rk3288_clk_set_parent()
H A Dclk_rk3588.c1066 case DCLK_VOP0: in rk3588_dclk_vop_get_clk()
1117 case DCLK_VOP0: in rk3588_dclk_vop_set_clk()
1617 case DCLK_VOP0: in rk3588_clk_get_rate()
1766 case DCLK_VOP0: in rk3588_clk_set_rate()
1957 case DCLK_VOP0: in rk3588_dclk_vop_set_parent()
1999 case DCLK_VOP0: in rk3588_clk_set_parent()
H A Dclk_rk3568.c1780 case DCLK_VOP0: in rk3568_dclk_vop_get_clk()
1821 case DCLK_VOP0: in rk3568_dclk_vop_set_clk()
2602 case DCLK_VOP0: in rk3568_clk_get_rate()
2788 case DCLK_VOP0: in rk3568_clk_set_rate()
3095 case DCLK_VOP0: in rk3568_dclk_vop_set_parent()
3203 case DCLK_VOP0: in rk3568_clk_set_parent()
H A Dclk_rk3399.c757 case DCLK_VOP0: in rk3399_vop_set_clk()
1180 case DCLK_VOP0: in rk3399_clk_get_rate()
1267 case DCLK_VOP0: in rk3399_clk_set_rate()
/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Drk3288-cru.h97 #define DCLK_VOP0 190 macro
H A Drk3399-cru.h141 #define DCLK_VOP0 180 macro
H A Drk3528-cru.h273 #define DCLK_VOP0 341 macro
H A Drk3568-cru.h286 #define DCLK_VOP0 223 macro
/OK3568_Linux_fs/u-boot/include/dt-bindings/clock/
H A Drk3288-cru.h95 #define DCLK_VOP0 190 macro
H A Drk3399-cru.h132 #define DCLK_VOP0 180 macro
H A Drk3528-cru.h277 #define DCLK_VOP0 341 macro
H A Drk3568-cru.h286 #define DCLK_VOP0 223 macro
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3288.c227 "dclk_vop0", "dclk_vop1", "sclk_isp_jpe",
458 COMPOSITE(DCLK_VOP0, "dclk_vop0", mux_pll_src_cpll_gpll_npll_p, 0,
H A Dclk-rk3528.c841 …COMPOSITE_NODIV(DCLK_VOP0, "dclk_vop0", dclk_vop0_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPAREN…

12