| /rk3399_rockchip-uboot/drivers/video/drm/rk628/ |
| H A D | rk628_cru.c | 63 u32 con0 = 0, con1 = 0, con2 = 0; in rk628_cru_clk_get_rate_pll() local
94 rk628_i2c_read(rk628, offset + CRU_CPLL_CON0, &con0); in rk628_cru_clk_get_rate_pll()
98 bypass = (con0 & PLL_BYPASS_MASK) >> PLL_BYPASS_SHIFT; in rk628_cru_clk_get_rate_pll()
99 postdiv1 = (con0 & PLL_POSTDIV1_MASK) >> PLL_POSTDIV1_SHIFT; in rk628_cru_clk_get_rate_pll()
100 fbdiv = (con0 & PLL_FBDIV_MASK) >> PLL_FBDIV_SHIFT; in rk628_cru_clk_get_rate_pll()
|
| /rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/ |
| H A D | grf_rv1103b.h | 38 uint32_t con0; /* address offset: 0x0000 */ member
47 uint32_t con0; /* address offset: 0x0000 */ member
|
| H A D | cru_rk3188.h | 41 u32 con0; member
|
| H A D | cru_rk3066.h | 41 u32 con0; member
|
| H A D | sdram_rk3308.h | 21 u32 con0; member
|
| H A D | cru_rk3128.h | 34 unsigned int con0; member
|
| H A D | cru_rk3368.h | 31 unsigned int con0; member
|
| H A D | grf_rv1126b.h | 13 uint32_t con0; /* address offset: 0x0000 */ member
24 uint32_t con0; /* address offset: 0x0000 */ member
|
| H A D | cru_rk322x.h | 33 unsigned int con0; member
|
| H A D | cru_rk3036.h | 40 unsigned int con0; member
|
| H A D | cru_rv1108.h | 28 unsigned int con0; member
|
| H A D | cru_rk3288.h | 44 u32 con0; member
|
| H A D | cru_rv1103b.h | 47 unsigned int con0; member
|
| H A D | cru_rv1106.h | 56 unsigned int con0; member
|
| H A D | cru_rk1808.h | 49 unsigned int con0; member
|
| H A D | cru_rv1126.h | 82 unsigned int con0; member
|
| H A D | cru_px30.h | 58 unsigned int con0; member
|
| H A D | cru_rk3528.h | 49 unsigned int con0; member
|
| H A D | cru_rv1126b.h | 53 unsigned int con0; member
|
| H A D | cru_rk3588.h | 59 unsigned int con0; member
|
| /rk3399_rockchip-uboot/drivers/clk/rockchip/ |
| H A D | clk_rv1108.c | 93 rk_clrsetreg(&pll->con0, FBDIV_MASK, div->fbdiv << FBDIV_SHIFT); in rkclk_set_pll()
121 uint32_t con0, con1, con3; in rkclk_pll_get_rate() local
129 con0 = readl(&pll->con0); in rkclk_pll_get_rate()
131 fbdiv = (con0 >> FBDIV_SHIFT) & FBDIV_MASK; in rkclk_pll_get_rate()
|
| H A D | clk_rk3066.c | 125 rk_clrsetreg(&pll->con0, in rkclk_set_pll()
267 con = readl(&pll->con0); in rkclk_pll_get_rate()
|
| H A D | clk_rk3036.c | 85 rk_clrsetreg(&pll->con0, in rkclk_set_pll()
229 con = readl(&pll->con0); in rkclk_pll_get_rate()
|
| H A D | clk_rk3188.c | 123 rk_clrsetreg(&pll->con0, in rkclk_set_pll()
265 con = readl(&pll->con0); in rkclk_pll_get_rate()
|
| /rk3399_rockchip-uboot/drivers/ram/rockchip/ |
| H A D | sdram_rv1108.c | 47 rk_clrsetreg(&priv->cru->pll[1].con0, FBDIV_MASK, in rkdclk_init()
|