Home
last modified time | relevance | path

Searched +full:saradc +full:- +full:apb (Results 1 – 25 of 79) sorted by relevance

1234

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/iio/adc/
H A Drockchip-saradc.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/rockchip-saradc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Heiko Stuebner <heiko@sntech.de>
15 - const: rockchip,saradc
16 - const: rockchip,rk3066-tsadc
17 - const: rockchip,rk3399-saradc
18 - items:
19 - enum:
[all …]
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Drk3xxx.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/soc/rockchip,boot-mode.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
15 interrupt-parent = <&gic>;
36 compatible = "simple-bus";
37 #address-cells = <1>;
38 #size-cells = <1>;
[all …]
H A Drv1106.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 #include <dt-bindings/clock/rv1106-cru.h>
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/pinctrl/rockchip.h>
10 #include <dt-bindings/soc/rockchip,boot-mode.h>
11 #include <dt-bindings/soc/rockchip-system-status.h>
12 #include <dt-bindings/thermal/thermal.h>
15 #address-cells = <1>;
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drk3xxx.dtsi5 * SPDX-License-Identifier: GPL-2.0+ or X11
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 interrupt-parent = <&gic>;
34 compatible = "simple-bus";
35 #address-cells = <1>;
36 #size-cells = <1>;
39 dmac1_s: dma-controller@20018000 {
44 #dma-cells = <1>;
45 arm,pl330-broken-no-flushp;
[all …]
H A Drv1108.dtsi4 * SPDX-License-Identifier: GPL-2.0+
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/clock/rv1108-cru.h>
11 #include <dt-bindings/pinctrl/rockchip.h>
12 #include <dt-bindings/media/rockchip_mipi_dsi.h>
13 #include <linux/media-bus-format.h>
15 #address-cells = <1>;
16 #size-cells = <1>;
[all …]
H A Drk3188.dtsi5 * SPDX-License-Identifier: GPL-2.0+ or X11
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/pinctrl/rockchip.h>
10 #include <dt-bindings/clock/rk3188-cru.h>
17 #address-cells = <1>;
18 #size-cells = <0>;
19 enable-method = "rockchip,rk3066-smp";
23 compatible = "arm,cortex-a9";
24 next-level-cache = <&L2>;
26 operating-points = <
[all …]
H A D.rk3188-radxarock.dtb.dts.tmp
H A D.rk3066a-mk808.dtb.dts.tmp
H A Drk3308.dtsi4 * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
11 #include <dt-bindings/clock/rk3308-cru.h>
16 interrupt-parent = <&gic>;
17 #address-cells = <2>;
18 #size-cells = <2>;
34 #address-cells = <2>;
[all …]
H A Drv1106.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 #include <dt-bindings/clock/rv1106-cru.h>
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/pinctrl/rockchip.h>
10 #include <dt-bindings/soc/rockchip,boot-mode.h>
11 #include <dt-bindings/soc/rockchip-system-status.h>
12 #include <dt-bindings/thermal/thermal.h>
15 #address-cells = <1>;
[all …]
H A D.rv1108-evb.dtb.dts.tmp
H A D.rk3308-evb.dtb.dts.tmp
H A Drk3562.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/rk3562-cru.h>
7 #include <dt-bindings/interrupt-controller/arm-gic.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/phy/phy.h>
10 #include <dt-bindings/power/rk3562-power.h>
11 #include <dt-bindings/pinctrl/rockchip.h>
12 #include <dt-bindings/soc/rockchip,boot-mode.h>
13 #include <dt-bindings/soc/rockchip-system-status.h>
14 #include <dt-bindings/thermal/thermal.h>
[all …]
H A Drk3128.dtsi4 * SPDX-License-Identifier: GPL-2.0+
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
11 #include <dt-bindings/clock/rk3128-cru.h>
12 #include <dt-bindings/media/rockchip_mipi_dsi.h>
18 interrupt-parent = <&gic>;
19 #address-cells = <1>;
20 #size-cells = <1>;
[all …]
H A Drk3066a.dtsi5 * SPDX-License-Identifier: GPL-2.0+
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/pinctrl/rockchip.h>
10 #include <dt-bindings/clock/rk3066a-cru.h>
17 #address-cells = <1>;
18 #size-cells = <0>;
19 enable-method = "rockchip,rk3066-smp";
23 compatible = "arm,cortex-a9";
24 next-level-cache = <&L2>;
26 operating-points = <
[all …]
H A D.rk3126-evb.dtb.dts.tmp
H A Drk1808.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
4 #include <dt-bindings/clock/rk1808-cru.h>
5 #include <dt-bindings/interrupt-controller/arm-gic.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/pinctrl/rockchip.h>
8 #include <dt-bindings/power/rk1808-power.h>
13 interrupt-parent = <&gic>;
14 #address-cells = <2>;
15 #size-cells = <2>;
38 #address-cells = <2>;
[all …]
H A D.rk3368-sheep.dtb.dts.tmp
H A D.rk3368-px5-evb.dtb.dts.tmp
H A Drk3328.dtsi4 * SPDX-License-Identifier: GPL-2.0+
7 #include <dt-bindings/clock/rk3328-cru.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
11 #include <dt-bindings/pinctrl/rockchip.h>
16 interrupt-parent = <&gic>;
17 #address-cells = <2>;
18 #size-cells = <2>;
34 #address-cells = <2>;
[all …]
H A Drk3368.dtsi4 * This file is dual-licensed: you can use it either under the terms
43 #include <dt-bindings/clock/rk3368-cru.h>
44 #include <dt-bindings/gpio/gpio.h>
45 #include <dt-bindings/interrupt-controller/irq.h>
46 #include <dt-bindings/interrupt-controller/arm-gic.h>
47 #include <dt-bindings/pinctrl/rockchip.h>
48 #include <dt-bindings/thermal/thermal.h>
49 #include <dt-bindings/memory/rk3368-dmc.h>
53 interrupt-parent = <&gic>;
54 #address-cells = <2>;
[all …]
H A D.rk3328-evb.dtb.dts.tmp
/OK3568_Linux_fs/u-boot/drivers/adc/
H A Drockchip-saradc-v2.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Rockchip SARADC driver for U-Boot
110 if (channel != priv->active_channel) { in rockchip_saradc_channel_data()
112 return -EINVAL; in rockchip_saradc_channel_data()
116 writel(0x1, &priv->regs->end_int_st); in rockchip_saradc_channel_data()
118 *data = readl(&priv->regs->data0 + priv->active_channel); in rockchip_saradc_channel_data()
119 *data &= uc_pdata->data_mask; in rockchip_saradc_channel_data()
129 if (channel < 0 || channel >= priv->data->num_channels) { in rockchip_saradc_start_channel()
131 return -EINVAL; in rockchip_saradc_start_channel()
135 reset_assert(&priv->rst); in rockchip_saradc_start_channel()
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/amlogic/
H A Dmeson-gxm.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include "meson-gxl.dtsi"
10 compatible = "amlogic,meson-gxm";
13 cpu-map {
47 compatible = "arm,cortex-a53";
49 enable-method = "psci";
50 next-level-cache = <&l2>;
52 #cooling-cells = <2>;
57 compatible = "arm,cortex-a53";
59 enable-method = "psci";
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3368.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/rk3368-cru.h>
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
11 #include <dt-bindings/soc/rockchip,boot-mode.h>
12 #include <dt-bindings/thermal/thermal.h>
16 interrupt-parent = <&gic>;
17 #address-cells = <2>;
[all …]

1234