Home
last modified time | relevance | path

Searched full:360000000 (Results 1 – 25 of 29) sorted by relevance

12

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/hisilicon/
H A Dhisi-ade.txt23 The rate of "clk_ade_core" could be "360000000" or "180000000";
56 assigned-clock-rates = <360000000>, <288000000>;
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/media/i2c/
H A Dov8856.yaml84 Allowed data bus frequencies. 360000000, 180000000 Hz or both
136 link-frequencies = /bits/ 64 <360000000>;
/OK3568_Linux_fs/kernel/arch/mips/lantiq/
H A Dclk.h35 #define CLOCK_360M 360000000
/OK3568_Linux_fs/kernel/arch/arm/mach-s3c/
H A Dpll-s3c2440-12000000.c43 { .frequency = 360000000, .driver_data = PLLVAL(0x70, 2, 1), }, /* FVco 720.000000 */
/OK3568_Linux_fs/kernel/drivers/media/tuners/
H A Dmxl5005s.c2138 Fref = 360000000UL ; in MXL_IFSynthInit()
2191 Fref = 360000000UL ; in MXL_IFSynthInit()
2211 Fref = 360000000UL ; in MXL_IFSynthInit()
2216 Fref = 360000000UL ; in MXL_IFSynthInit()
2226 Fref = 360000000UL ; in MXL_IFSynthInit()
2261 Fref = 360000000UL ; in MXL_IFSynthInit()
2824 if (state->RF_IN >= 280000000 && state->RF_IN < 360000000) { in MXL_TuneRF()
2831 if (state->RF_IN >= 360000000 && state->RF_IN < 560000000) { in MXL_TuneRF()
2892 if (state->RF_IN >= 280000000 && state->RF_IN < 360000000) { in MXL_TuneRF()
2898 if (state->RF_IN >= 360000000 && state->RF_IN < 560000000) { in MXL_TuneRF()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/hisilicon/
H A Dclk-hi3620.c270 case 360000000: in mmc_clk_recalc_rate()
294 req->best_parent_rate = 360000000; in mmc_clk_determine_rate()
/OK3568_Linux_fs/kernel/arch/mips/ralink/
H A Drt305x.c167 cpu_rate = 360000000; in ralink_clk_init()
/OK3568_Linux_fs/kernel/drivers/clk/samsung/
H A Dclk-s3c2410.c194 PLL_S3C2440_MPLL_RATE(12 * MHZ, 360000000, 0x70, 2, 1),
H A Dclk-exynos4.c1095 PLL_4650_RATE(24 * MHZ, 360000000, 44, 3, 0, 1024, 0, 14, 0),
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/qcom/
H A Dsdm845-db845c.dts1146 <360000000 180000000>;
/OK3568_Linux_fs/kernel/drivers/media/i2c/
H A Dov2740.c16 #define OV2740_LINK_FREQ_360MHZ 360000000ULL
H A Dmt9p031.c222 .out_clock_max = 360000000, in mt9p031_clk_setup()
H A Dos02g10.c44 #define MIPI_FREQ_360M 360000000
H A Dsensor_adapter.c38 #define MIPI_FREQ_360M 360000000
H A Dsc132gs.c39 #define MIPI_FREQ_360M 360000000
H A Dov02b10.c37 #define MIPI_FREQ_360M 360000000
H A Dimx317.c42 #define MIPI_FREQ 360000000U
H A Dov02k10.c37 #define MIPI_FREQ_360M 360000000
H A Dimx355.c59 #define IMX355_LINK_FREQ_DEFAULT 360000000
H A Dov8856.c21 #define OV8856_LINK_FREQ_360MHZ 360000000ULL
H A Dov8858.c48 #define OV8858_PIXEL_RATE (360000000LL * 2LL * 2LL / 10LL)
50 #define MIPI_FREQ 360000000U
/OK3568_Linux_fs/kernel/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_cfg.c717 .max_clk = 360000000,
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/hisilicon/
H A Dhi6220.dtsi931 assigned-clock-rates = <360000000>, <288000000>;
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3188.c88 RK3066_PLL_RATE( 360000000, 1, 60, 4),
H A Dclk-rk3288.c98 RK3066_PLL_RATE( 360000000, 1, 60, 4),

12