| /OK3568_Linux_fs/u-boot/drivers/clk/rockchip/ |
| H A D | clk_rk3036.c | 59 static const struct pll_div apll_init_cfg = PLL_DIVISORS(APLL_HZ, 1, 3, 1);
124 aclk_div = APLL_HZ / CORE_ACLK_HZ - 1; in rkclk_init()
125 assert((aclk_div + 1) * CORE_ACLK_HZ <= APLL_HZ && aclk_div < 0x7); in rkclk_init()
127 pclk_div = APLL_HZ / CORE_PERI_HZ - 1; in rkclk_init()
128 assert((pclk_div + 1) * CORE_PERI_HZ <= APLL_HZ && pclk_div < 0xf); in rkclk_init()
|
| H A D | clk_rk1808.c | 1291 priv->cru, APLL) != APLL_HZ) { in rk1808_clk_probe()
1292 ret = rk1808_armclk_set_clk(priv, APLL_HZ); in rk1808_clk_probe()
1295 priv->armclk_init_hz = APLL_HZ; in rk1808_clk_probe()
|
| H A D | clk_rv1106.c | 1270 if (priv->armclk_init_hz != APLL_HZ) { in rv1106_clk_init()
1272 APLL, APLL_HZ); in rv1106_clk_init()
1274 priv->armclk_init_hz = APLL_HZ; in rv1106_clk_init()
|
| H A D | clk_rk3128.c | 811 priv->cru, APLL) != APLL_HZ) in rkclk_init()
812 rk3128_armclk_set_clk(priv, APLL_HZ); in rkclk_init()
|
| H A D | clk_rk322x.c | 958 priv->cru, APLL) != APLL_HZ) in rkclk_init()
959 rk322x_armclk_set_clk(priv, APLL_HZ); in rkclk_init()
|
| H A D | clk_rk3528.c | 1864 if (priv->armclk_init_hz != APLL_HZ) { in rk3528_clk_init()
1865 ret = rk3528_armclk_set_clk(priv, APLL_HZ); in rk3528_clk_init()
1867 priv->armclk_init_hz = APLL_HZ; in rk3528_clk_init()
|
| H A D | clk_rk3308.c | 1270 priv->cru, APLL) != APLL_HZ) { in rk3308_clk_init()
1271 ret = rk3308_armclk_set_clk(priv, APLL_HZ); in rk3308_clk_init()
|
| H A D | clk_rk3328.c | 1283 priv->cru, NPLL) != APLL_HZ) in rkclk_init()
1284 rk3328_armclk_set_clk(priv, APLL_HZ); in rkclk_init()
|
| /OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/ |
| H A D | cru_rv1106.h | 17 #define APLL_HZ (1104 * MHz) macro
19 #define APLL_HZ (816 * MHz) macro
|
| H A D | cru_rv1126.h | 17 #define APLL_HZ (1008 * MHz) macro
19 #define APLL_HZ (816 * MHz) macro
|
| H A D | cru_rk3188.h | 11 #define APLL_HZ (1608 * 1000000) macro
|
| H A D | cru_rk3066.h | 11 #define APLL_HZ (1416 * 1000000) macro
|
| H A D | cru_rk3399.h | 81 #define APLL_HZ (600*MHz) macro
|
| H A D | cru_rk3128.h | 15 #define APLL_HZ (600 * MHz) macro
|
| H A D | cru_rk3036.h | 13 #define APLL_HZ (600 * 1000000) macro
|
| H A D | cru_rk322x.h | 13 #define APLL_HZ (600 * MHz) macro
|
| H A D | cru_rv1108.h | 14 #define APLL_HZ (600 * 1000000) macro
|
| H A D | cru_rk3288.h | 14 #define APLL_HZ (1800 * 1000000) macro
|
| H A D | cru_rk3328.h | 74 #define APLL_HZ (600 * MHz) macro
|
| H A D | cru_rk1808.h | 14 #define APLL_HZ (1200 * MHz) macro
|
| H A D | cru_rk3528.h | 15 #define APLL_HZ (600 * MHz) macro
|
| H A D | cru_px30.h | 15 #define APLL_HZ (600 * MHz) macro
|
| H A D | cru_rk3562.h | 17 #define APLL_HZ (600 * MHz) macro
|
| H A D | cru_rk3568.h | 14 #define APLL_HZ (816 * MHz) macro
|
| H A D | cru_rk3308.h | 14 #define APLL_HZ (816 * MHz) macro
|