Home
last modified time | relevance | path

Searched refs:gpll_hz (Results 1 – 23 of 23) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rv1126.c232 return DIV_TO_RATE(priv->gpll_hz, div); in rv1126_i2c_get_pmuclk()
241 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, rate); in rv1126_i2c_set_pmuclk()
285 return DIV_TO_RATE(priv->gpll_hz, div); in rv1126_pwm_get_pmuclk()
303 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, rate); in rv1126_pwm_set_pmuclk()
321 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, rate); in rv1126_pwm_set_pmuclk()
346 return DIV_TO_RATE(priv->gpll_hz, div); in rv1126_spi_get_pmuclk()
355 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, rate); in rv1126_spi_set_pmuclk()
374 return DIV_TO_RATE(priv->gpll_hz, div); in rv1126_pdpmu_get_pmuclk()
383 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, rate); in rv1126_pdpmu_set_pmuclk()
398 if (!priv->gpll_hz) { in rv1126_pmuclk_get_rate()
[all …]
H A Dclk_px30.c324 return DIV_TO_RATE(priv->gpll_hz, div); in px30_i2c_get_clk()
332 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, hz); in px30_i2c_set_clk()
527 return DIV_TO_RATE(priv->gpll_hz, div); in px30_nandc_get_clk()
538 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, set_rate); in px30_nandc_set_clk()
577 return DIV_TO_RATE(priv->gpll_hz, div) / 2; in px30_mmc_get_clk()
603 src_clk_div = DIV_ROUND_UP(priv->gpll_hz / 2, set_rate); in px30_mmc_set_clk()
632 return DIV_TO_RATE(priv->gpll_hz, div); in px30_sfc_get_clk()
641 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, set_rate); in px30_sfc_set_clk()
669 return DIV_TO_RATE(priv->gpll_hz, div); in px30_pwm_get_clk()
677 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, hz); in px30_pwm_set_clk()
[all …]
H A Dclk_rk1808.c130 return DIV_TO_RATE(priv->gpll_hz, div); in rk1808_i2c_get_clk()
139 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, hz); in rk1808_i2c_set_clk()
218 return DIV_TO_RATE(priv->gpll_hz, div) / 2; in rk1808_mmc_get_clk()
247 src_clk_div = DIV_ROUND_UP(priv->gpll_hz / 2, set_rate); in rk1808_mmc_set_clk()
276 return DIV_TO_RATE(priv->gpll_hz, div); in rk1808_sfc_get_clk()
285 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, set_rate); in rk1808_sfc_set_clk()
344 return DIV_TO_RATE(priv->gpll_hz, div); in rk1808_pwm_get_clk()
353 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, hz); in rk1808_pwm_set_clk()
432 return DIV_TO_RATE(priv->gpll_hz, div); in rk1808_spi_get_clk()
441 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, hz); in rk1808_spi_set_clk()
[all …]
H A Dclk_rk3328.c194 return DIV_TO_RATE(priv->gpll_hz, div); in rk3328_i2c_get_clk()
203 src_clk_div = priv->gpll_hz / hz; in rk3328_i2c_set_clk()
240 return DIV_TO_RATE(priv->gpll_hz, src_clk_div); in rk3328_i2c_set_clk()
265 pll_rate = priv->gpll_hz; in rk3328_gmac2io_set_clk()
341 return DIV_TO_RATE(priv->gpll_hz, div) / 2; in rk3328_mmc_get_clk()
365 src_clk_div = DIV_ROUND_UP(priv->gpll_hz / 2, set_rate); in rk3328_mmc_set_clk()
393 p_rate = priv->gpll_hz; in rk3328_spi_get_clk()
403 u32 div = priv->gpll_hz / hz; in rk3328_spi_set_clk()
410 return DIV_TO_RATE(priv->gpll_hz, div); in rk3328_spi_set_clk()
422 return DIV_TO_RATE(priv->gpll_hz, div); in rk3328_pwm_get_clk()
[all …]
H A Dclk_rk322x.c175 src_rate = mux == EMMC_SEL_24M ? OSC_HZ : priv->gpll_hz; in rk322x_mmc_get_clk()
198 pll_rate = priv->gpll_hz; in rk322x_mac_set_clk()
225 src_clk_div = DIV_ROUND_UP(priv->gpll_hz / 2, freq); in rk322x_mmc_set_clk()
279 parent = priv->gpll_hz; in rk322x_bus_get_clk()
315 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, hz); in rk322x_bus_set_clk()
357 parent = priv->gpll_hz; in rk322x_peri_get_clk()
388 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, hz); in rk322x_peri_set_clk()
428 parent = priv->gpll_hz; in rk322x_spi_get_clk()
438 div = DIV_ROUND_UP(priv->gpll_hz, hz); in rk322x_spi_set_clk()
457 parent = priv->gpll_hz; in rk322x_vop_get_clk()
[all …]
H A Dclk_rk3588.c297 prate = priv->gpll_hz; in rk3588_top_get_clk()
308 prate = priv->gpll_hz; in rk3588_top_get_clk()
340 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3588_top_set_clk()
351 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3588_top_set_clk()
666 prate = priv->gpll_hz; in rk3588_adc_get_clk()
703 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3588_adc_set_clk()
726 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3588_adc_set_clk()
755 prate = priv->gpll_hz; in rk3588_mmc_get_clk()
767 prate = priv->gpll_hz; in rk3588_mmc_get_clk()
781 prate = priv->gpll_hz; in rk3588_mmc_get_clk()
[all …]
H A Dclk_rk3562.c229 rate = priv->gpll_hz; in rk3562_bus_get_rate()
245 div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3562_bus_set_rate()
303 rate = priv->gpll_hz; in rk3562_peri_get_rate()
319 div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3562_peri_set_rate()
502 p_rate = priv->gpll_hz; in rk3562_uart_get_rate()
585 if (priv->gpll_hz % rate == 0) { in rk3562_uart_set_rate()
588 div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3562_uart_set_rate()
601 rational_best_approximation(rate, priv->gpll_hz / div, in rk3562_uart_set_rate()
922 parent = priv->gpll_hz; in rk3562_sfc_get_rate()
943 div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3562_sfc_set_rate()
[all …]
H A Dclk_rk3528.c415 prate = priv->gpll_hz; in rk3528_cgpll_matrix_get_rate()
420 prate = priv->gpll_hz; in rk3528_cgpll_matrix_get_rate()
521 if (priv->gpll_hz % rate == 0) { in rk3528_cgpll_matrix_set_rate()
523 prate = priv->gpll_hz; in rk3528_cgpll_matrix_set_rate()
530 prate = priv->gpll_hz; in rk3528_cgpll_matrix_set_rate()
919 prate = priv->gpll_hz; in rk3528_sdmmc_get_clk()
941 div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3528_sdmmc_set_clk()
966 parent = priv->gpll_hz; in rk3528_sfc_get_clk()
987 div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3528_sfc_set_clk()
1013 parent = priv->gpll_hz; in rk3528_emmc_get_clk()
[all …]
H A Dclk_rk3128.c173 src_rate = mux == EMMC_SEL_24M ? OSC_HZ : priv->gpll_hz; in rockchip_mmc_get_clk()
185 src_clk_div = DIV_ROUND_UP(priv->gpll_hz / 2, freq); in rockchip_mmc_set_clk()
232 parent = priv->gpll_hz; in rk3128_peri_get_clk()
266 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, hz); in rk3128_peri_set_clk()
313 parent = priv->gpll_hz; in rk3128_bus_get_clk()
341 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, hz); in rk3128_bus_set_clk()
381 parent = priv->gpll_hz; in rk3128_spi_get_clk()
391 div = DIV_ROUND_UP(priv->gpll_hz, hz); in rk3128_spi_set_clk()
607 priv->gpll_hz = rate; in rk3128_clk_set_rate()
814 priv->gpll_hz = rockchip_pll_get_rate(&rk3128_pll_clks[GPLL], in rkclk_init()
[all …]
H A Dclk_rv1106.c839 p_rate = priv->gpll_hz; in rv1106_uart_get_rate()
865 if (priv->gpll_hz % rate == 0) { in rv1106_uart_set_rate()
868 div = DIV_ROUND_UP(priv->gpll_hz, rate); in rv1106_uart_set_rate()
872 div = DIV_ROUND_UP(priv->gpll_hz, rate); in rv1106_uart_set_rate()
881 rational_best_approximation(rate, priv->gpll_hz / div, in rv1106_uart_set_rate()
949 return DIV_TO_RATE(priv->gpll_hz, div); in rv1106_vop_get_clk()
985 div = DIV_ROUND_UP(priv->gpll_hz, rate); in rv1106_vop_set_clk()
1044 if (!priv->gpll_hz) { in rv1106_clk_get_rate()
1045 printf("%s gpll=%lu\n", __func__, priv->gpll_hz); in rv1106_clk_get_rate()
1146 if (!priv->gpll_hz) { in rv1106_clk_set_rate()
[all …]
H A Dclk_rk3568.c1742 parent = priv->gpll_hz; in rk3568_aclk_vop_get_clk()
1762 src_clk_div = DIV_ROUND_UP(priv->gpll_hz, rate); in rk3568_aclk_vop_set_clk()
1802 parent = priv->gpll_hz; in rk3568_dclk_vop_get_clk()
1856 pll_rate = priv->gpll_hz; in rk3568_dclk_vop_set_clk()
2134 p_rate = priv->gpll_hz; in rk3568_rkvdec_get_clk()
2149 p_rate = priv->gpll_hz; in rk3568_rkvdec_get_clk()
2170 p_rate = priv->gpll_hz; in rk3568_rkvdec_set_clk()
2189 p_rate = priv->gpll_hz; in rk3568_rkvdec_set_clk()
2247 p_rate = priv->gpll_hz; in rk3568_uart_get_rate()
2273 if (priv->gpll_hz % rate == 0) { in rk3568_uart_set_rate()
[all …]
/OK3568_Linux_fs/u-boot/drivers/spi/
H A Drk_spi.c255 const unsigned long gpll_hz = 594000000UL; in rockchip_spi_calc_modclk() local
268 div = DIV_ROUND_UP(gpll_hz, max_freq * 4); in rockchip_spi_calc_modclk()
269 return gpll_hz / div; in rockchip_spi_calc_modclk()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dcru_rv1126.h65 ulong gpll_hz; member
71 ulong gpll_hz; member
H A Dcru_px30.h44 ulong gpll_hz; member
54 ulong gpll_hz; member
H A Dcru_rk3128.h24 ulong gpll_hz; member
H A Dcru_rk322x.h22 ulong gpll_hz; member
H A Dcru_rk3328.h16 ulong gpll_hz; member
H A Dcru_rv1106.h42 ulong gpll_hz; member
H A Dcru_rk1808.h40 ulong gpll_hz; member
H A Dcru_rk3528.h39 ulong gpll_hz; member
H A Dcru_rk3562.h40 ulong gpll_hz; member
H A Dcru_rk3588.h45 ulong gpll_hz; member
H A Dcru_rk3568.h50 ulong gpll_hz; member