Home
last modified time | relevance | path

Searched full:inverter (Results 1 – 25 of 37) sorted by relevance

12

/OK3568_Linux_fs/kernel/drivers/auxdisplay/
H A DKconfig341 -1..-17 : connected to the same pin through an inverter (eg: transistor).
356 -1..-17 : connected to the same pin through an inverter (eg: transistor).
371 -1..-17 : connected to the same pin through an inverter (eg: transistor).
386 -1..-17 : connected to the same pin through an inverter (eg: transistor).
401 -1..-17 : connected to the same pin through an inverter (eg: transistor).
416 -1..-17 : connected to the same pin through an inverter (eg: transistor).
/OK3568_Linux_fs/u-boot/drivers/mmc/
H A Ds5p_sdhci.c55 * Inverter delay means10ns delay if SDCLK 50MHz setting in s5p_sdhci_set_control_reg()
58 * 00 = Delay3 (inverter delay) in s5p_sdhci_set_control_reg()
59 * 10 = Delay4 (inverter delay + 2ns) in s5p_sdhci_set_control_reg()
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A DKconfig156 bool "Rockchip Clk Inverter"
159 Say y here to enable clk Inverter.
H A DMakefile16 clk-rockchip-$(CONFIG_ROCKCHIP_CLK_INV) += clk-inverter.o
H A Dclk-rk3188.c341 INVERTER(0, "pclk_cif0", "pclkin_cif0",
370 INVERTER(SCLK_HSADC, "sclk_hsadc", "sclk_hsadc_out",
600 INVERTER(0, "pclk_cif1", "pclkin_cif1",
H A Dclk-rk3288.c661 INVERTER(SCLK_HSADC, "sclk_hsadc", "sclk_hsadc_out",
840 INVERTER(PCLK_VIP, "pclk_vip", "pclk_vip_in", RK3288_CLKSEL_CON(29), 4, IFLAGS),
842 INVERTER(0, "pclk_isp", "pclk_isp_in", RK3288_CLKSEL_CON(29), 3, IFLAGS),
H A Dclk-rk3368.c482 INVERTER(PCLK_ISP, "pclk_isp", "pclk_isp_in",
487 INVERTER(PCLK_VIP, "pclk_vip", "pclk_vip_in",
/OK3568_Linux_fs/kernel/drivers/clk/meson/
H A Dclk-phase.c130 * This drive a bit clock inverter for which the
131 * opposite value of the inverter bit needs to be manually
/OK3568_Linux_fs/kernel/drivers/irqchip/
H A Dirq-uniphier-aidet.c22 #define UNIPHIER_AIDET_DETCONF 0x04 /* inverter register base */
62 /* enable inverter for active low triggers */ in uniphier_aidet_irq_set_type()
H A Dqcom-pdc.c150 * active low interrupts to be handled at GIC, PDC has an inverter that inverts
152 * For the inverter to work, the polarity bit in the IRQ_CONFIG register has to
/OK3568_Linux_fs/kernel/include/sound/
H A Dwm0010.h16 /* Set if there is an inverter between the GPIO controlling
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/interrupt-controller/
H A Dsocionext,uniphier-aidet.yaml12 rising edge interrupts. The AIDET provides logic inverter to support low
H A Dmediatek,sysirq.txt3 MediaTek SOCs sysirq support controllable irq inverter for each GIC SPI
/OK3568_Linux_fs/u-boot/board/samsung/universal_c210/
H A Duniversal.c366 * you should set it HIGH since it removes the inverter in exynos_init()
374 * Default reset state is High and there's no inverter in exynos_init()
/OK3568_Linux_fs/kernel/drivers/net/phy/
H A Dbcm7xxx.c161 * internal inverter may not allow the first MDIO transaction to pass in bcm7xxx_28nm_config_init()
398 * where the internal inverter may not allow the first MDIO transaction in bcm7xxx_28nm_ephy_config_init()
653 * internal inverter may not allow the first MDIO transaction to pass in bcm7xxx_28nm_probe()
H A Dbcm-cygnus.c139 * internal inverter may not allow the first MDIO transaction to pass in bcm_omega_config_init()
/OK3568_Linux_fs/kernel/sound/soc/codecs/
H A Des8311.h30 #define ES8311_CLK_MANAGER_REG06 0x06 /* bclk inverter and divider */
/OK3568_Linux_fs/kernel/drivers/rtc/
H A Drtc-ds1302.c114 * there's an inverter in place, this needs SPI_CS_HIGH! in ds1302_probe()
H A Drtc-ds1305.c562 * there's an inverter in place, this needs SPI_CS_HIGH! in ds1305_probe()
/OK3568_Linux_fs/kernel/drivers/media/rc/
H A Dst_rc.c46 #define IRB_RX_POLARITY_INV 0x68 /* polarity inverter */
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dexynos5422-odroidxu3-common.dtsi25 * as a 16ms debouce filter and signal inverter with
/OK3568_Linux_fs/kernel/arch/x86/platform/olpc/
H A Dolpc-xo1-sci.c110 * front-end inverter to ensure that that's the edge we're always in detect_lid_state()
/OK3568_Linux_fs/kernel/drivers/mtd/nand/raw/ingenic/
H A Dingenic_nand_drv.c384 * inverter on this board, it should be active-high. Let's fix that in ingenic_nand_init_chip()
/OK3568_Linux_fs/kernel/drivers/pwm/
H A Dpwm-samsung.c74 * @inverter_mask: inverter status for all channels - one bit per channel
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/media/
H A Dvideo-interfaces.txt587 inverter here ?... */

12