Home
last modified time | relevance | path

Searched +full:0 +full:xff100000 (Results 1 – 25 of 62) sorted by relevance

123

/OK3568_Linux_fs/u-boot/arch/arc/dts/
H A Dabilis_tb100.dts17 #clock-cells = <0>;
26 reg = <0xff100000 0x1000>;
/OK3568_Linux_fs/kernel/arch/x86/include/asm/
H A Dapb_timer.h18 #define LNW_SCU_ADDR 0xFF100000
19 #define LNW_EXT_TIMER_OFFSET 0x1B800
21 #define LNW_EXT_TIMER_PGOFFSET 0x800
/OK3568_Linux_fs/u-boot/include/configs/
H A Drk1808_common.h13 #define CONFIG_SPL_TEXT_BASE 0x00000000
14 #define CONFIG_SPL_MAX_SIZE 0x00020000
15 #define CONFIG_SPL_BSS_START_ADDR 0x03fe0000
16 #define CONFIG_SPL_BSS_MAX_SIZE 0x00002000
17 #define CONFIG_SPL_STACK 0x03fe0000
22 #define CONFIG_SYS_TEXT_BASE 0x00600000
23 #define CONFIG_SYS_INIT_SP_ADDR 0x00800000
24 #define CONFIG_SYS_LOAD_ADDR 0x00800800
28 #define GICD_BASE 0xff100000
29 #define GICR_BASE 0xff140000
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mtd/
H A Darasan,nand-controller.yaml54 reg = <0xff100000 0x1000>;
58 interrupts = <0 14 4>;
60 #size-cells = <0>;
/OK3568_Linux_fs/kernel/arch/arc/boot/dts/
H A Dabilis_tb101_dvk.dts17 bootargs = "earlycon=uart8250,mmio32,0xff100000,9600n8 console=ttyS0,9600n8";
24 reg = <0x80000000 0x08000000>; /* 128M */
30 pinctrl-0 = <&pctl_uart0>;
56 gpios = <&gpioi 0 0>;
61 gpios = <&gpioi 1 0>;
66 gpios = <&gpioi 2 0>;
71 gpios = <&gpioi 3 0>;
76 gpios = <&gpioi 4 0>;
81 gpios = <&gpioi 5 0>;
86 gpios = <&gpioi 6 0>;
[all …]
H A Dabilis_tb100_dvk.dts17 bootargs = "earlycon=uart8250,mmio32,0xff100000,9600n8 console=ttyS0,9600n8";
24 reg = <0x80000000 0x08000000>; /* 128M */
30 pinctrl-0 = <&pctl_uart0>;
56 gpios = <&gpioi 0 0>;
61 gpios = <&gpioi 1 0>;
66 gpios = <&gpioi 2 0>;
71 gpios = <&gpioi 3 0>;
76 gpios = <&gpioi 4 0>;
81 gpios = <&gpioi 5 0>;
86 gpios = <&gpioi 6 0>;
[all …]
H A Dabilis_tb10x.dtsi18 #size-cells = <0>;
19 cpu@0 {
22 reg = <0>;
44 ranges = <0xfe000000 0xfe000000 0x02000000
45 0x000f0000 0x000f0000 0x00010000>;
50 #clock-cells = <0>;
55 #clock-cells = <0>;
61 #clock-cells = <0>;
69 reg = <0xff10601c 0x4>;
79 reg = <0xfe002000 0x20>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm/mach-pxa/include/mach/
H A Dpalmtx.h71 #define PALMTX_PCMCIA_PHYS 0x28000000
72 #define PALMTX_PCMCIA_VIRT IOMEM(0xf0000000)
73 #define PALMTX_PCMCIA_SIZE 0x100000
75 #define PALMTX_PHYS_RAM_START 0xa0000000
76 #define PALMTX_PHYS_IO_START 0x40000000
78 #define PALMTX_STR_BASE 0xa0200000
80 #define PALMTX_PHYS_FLASH_START PXA_CS0_PHYS /* ChipSelect 0 */
85 #define PALMTX_NAND_ALE_VIRT IOMEM(0xff100000)
86 #define PALMTX_NAND_CLE_VIRT IOMEM(0xff200000)
95 #define PALMTX_BAT_MAX_CURRENT 0 /* unknown */
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/rk3328/
H A Drk3328.c17 #define CRU_BASE 0xFF440000
18 #define GRF_BASE 0xFF100000
19 #define UART2_BASE 0xFF130000
21 #define CRU_MISC_CON 0xff440084
22 #define FW_DDR_CON_REG 0xff7c0040
26 .virt = 0x0UL,
27 .phys = 0x0UL,
28 .size = 0xff000000UL,
32 .virt = 0xff000000UL,
33 .phys = 0xff000000UL,
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/pinctrl/
H A Dabilis,tb10x-iomux.txt54 reg = <0xFF10601c 0x4>;
64 reg = <0xFF100000 0x100>;
70 pinctrl-0 = <&pctl_uart0>;
74 reg = <0xFF140000 0x1000>;
78 gpio-ranges = <&iomux 0 0>;
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-zynqmp/
H A Dhardware.h11 #define ZYNQ_GEM_BASEADDR0 0xFF0B0000
12 #define ZYNQ_GEM_BASEADDR1 0xFF0C0000
13 #define ZYNQ_GEM_BASEADDR2 0xFF0D0000
14 #define ZYNQ_GEM_BASEADDR3 0xFF0E0000
16 #define ZYNQ_I2C_BASEADDR0 0xFF020000
17 #define ZYNQ_I2C_BASEADDR1 0xFF030000
19 #define ARASAN_NAND_BASEADDR 0xFF100000
21 #define ZYNQMP_USB0_XHCI_BASEADDR 0xFE200000
22 #define ZYNQMP_USB1_XHCI_BASEADDR 0xFE300000
24 #define ZYNQMP_CRL_APB_BASEADDR 0xFF5E0000
[all …]
/OK3568_Linux_fs/kernel/arch/m68k/include/asm/
H A Dbvme6000hw.h11 #define BVME_PIT_BASE 0xffa00000
47 #define BVME_RTC_BASE 0xff900000
86 #define BVME_I596_BASE 0xff100000
88 #define BVME_ETHIRQ_REG 0xff20000b
90 #define BVME_LOCAL_IRQ_STAT 0xff20000f
92 #define BVME_ETHERR 0x02
93 #define BVME_ABORT_STATUS 0x08
95 #define BVME_NCR53C710_BASE 0xff000000
97 #define BVME_SCC_A_ADDR 0xffb0000b
98 #define BVME_SCC_B_ADDR 0xffb00003
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/realtek/
H A Drtd16xx.dtsi23 reg = <0x2f000 0x1000>;
27 reg = <0x1ffe000 0x4000>;
31 reg = <0x10100000 0xf00000>;
38 #size-cells = <0>;
40 cpu0: cpu@0 {
43 reg = <0x0>;
51 reg = <0x100>;
59 reg = <0x200>;
67 reg = <0x300>;
75 reg = <0x400>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm/vfp/
H A Dvfpmodule.c109 memset(vfp, 0, sizeof(union vfp_state)); in vfp_thread_flush()
220 current->thread.error_code = 0; in vfp_raise_sigfpe()
233 pr_err("VFP: EXC 0x%08x SCR 0x%08x INST 0x%08x\n", in vfp_panic()
235 for (i = 0; i < 32; i += 2) in vfp_panic()
236 pr_err("VFP: s%2u: 0x%08x s%2u: 0x%08x\n", in vfp_panic()
245 int si_code = 0; in vfp_raise_exceptions()
291 pr_debug("VFP: emulate: INST=0x%08x SCR=0x%08x\n", inst, fpscr); in vfp_emulate_instruction()
333 * 0 1 x - synchronous exception in VFP_bounce()
334 * 1 x 0 - asynchronous exception in VFP_bounce()
336 * 0 0 1 - synchronous on VFP9 (non-standard subarch 1 in VFP_bounce()
[all …]
/OK3568_Linux_fs/kernel/arch/arm/kernel/
H A Dentry-armv.S146 .macro svc_entry, stack_hole=0, trace=1, uaccess=1
194 svc_entry uaccess=0
210 teq r8, #0 @ if preempt count != 0
211 movne r0, #0 @ force flags to 0
280 svc_entry trace=0
308 svc_entry trace=0
354 ATRAP( mrc p15, 0, r7, c1, c0, 0)
364 ATRAP( ldr r8, [r8, #0])
385 ATRAP( mcrne p15, 0, r8, c1, c0, 0)
396 ct_user_exit save = 0
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/rk3562/
H A Drk3562.c23 #define FIREWALL_DDR_BASE 0xfef00000
24 #define FW_DDR_MST3_REG 0x2c /* usb */
25 #define FW_DDR_MST4_REG 0x30 /* emmc */
26 #define FW_DDR_MST5_REG 0x34 /* fspi */
27 #define FW_DDR_MST6_REG 0x38 /* sdmmc mcu */
28 #define FW_DDR_CON_REG 0x80
30 #define PMU_GRF_BASE 0xff010000
31 #define PMU_GRF_SOC_CON9 0x0124
33 #define SYS_GRF_BASE 0xff030000
34 #define SYS_GRF_SOC_CON5 0x0414
[all …]
/OK3568_Linux_fs/kernel/arch/arm/mach-pxa/
H A Dmioa701.c60 /* Backlight PWM 0 */
171 PWM_LOOKUP("pxa27x-pwm.0", 0, "pwm-backlight", NULL, 4000 * 1024,
217 KEY(0, 0, KEY_UP),
218 KEY(0, 1, KEY_RIGHT),
219 KEY(0, 2, KEY_MEDIA),
220 KEY(1, 0, KEY_DOWN),
223 KEY(2, 0, KEY_LEFT),
243 { .code = (key), .gpio = (_gpio), .active_low = 0, \
247 MIO_KEY(KEY_VOLUMEUP, GPIO93_KEY_VOLUME_UP, "Volume up", 0),
248 MIO_KEY(KEY_VOLUMEDOWN, GPIO94_KEY_VOLUME_DOWN, "Volume down", 0),
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drk3328.dtsi35 #size-cells = <0>;
37 cpu0: cpu@0 {
40 reg = <0x0 0x0>;
48 reg = <0x0 0x1>;
54 reg = <0x0 0x2>;
60 reg = <0x0 0x3>;
126 #clock-cells = <0>;
133 reg = <0x0 0xff000000 0x0 0x1000>;
145 reg = <0x0 0xff010000 0x0 0x1000>;
157 reg = <0x0 0xff020000 0x0 0x1000>;
[all …]
H A D.rk3328-evb.dtb.dts.tmp
H A Drk1808.dtsi39 #size-cells = <0>;
41 cpu0: cpu@0 {
44 reg = <0x0 0x0>;
51 reg = <0x0 0x1>;
71 #clock-cells = <0>;
87 #clock-cells = <0>;
94 #clock-cells = <0>;
110 reg = <0x0 0xfd000000 0x0 0x200000>;
127 reg = <0x0 0xfe000000 0x0 0x1000>;
142 #size-cells = <0>;
[all …]
H A Drk3308.dtsi35 #size-cells = <0>;
37 cpu0: cpu@0 {
40 reg = <0x0 0x0>;
47 reg = <0x0 0x1>;
54 reg = <0x0 0x2>;
61 reg = <0x0 0x3>;
79 #clock-cells = <0>;
101 reg = <0x0 0xff010000 0x0 0x10000>;
121 #clock-cells = <0>;
129 reg = <0x0 0xff000000 0x0 0x10000>;
[all …]
H A Dzynqmp.dtsi18 #size-cells = <0>;
20 cpu@0 {
24 reg = <0x0>;
32 reg = <0x1>;
40 reg = <0x2>;
48 reg = <0x3>;
55 CPU_SLEEP_0: cpu-sleep-0 {
57 arm,psci-suspend-param = <0x40000000>;
76 #power-domain-cells = <0x0>;
77 pd-id = <0x16>;
[all …]
H A Drk3368.dtsi76 #address-cells = <0x2>;
77 #size-cells = <0x0>;
114 cpu_sleep: cpu-sleep-0 {
116 arm,psci-suspend-param = <0x1010000>;
117 entry-latency-us = <0x3fffffff>;
118 exit-latency-us = <0x40000000>;
119 min-residency-us = <0xffffffff>;
123 cpu_l0: cpu@0 {
126 reg = <0x0 0x0>;
136 reg = <0x0 0x1>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3399pro-npu.dtsi27 #size-cells = <0>;
29 cpu0: cpu@0 {
32 reg = <0x0 0x0>;
50 reg = <0x0 0x1>;
115 #clock-cells = <0>;
122 #clock-cells = <0>;
124 pinctrl-0 = <&clkin_32k>;
145 reg = <0x0 0xfd000000 0x0 0x200000>;
165 reg = <0x0 0xfe000000 0x0 0x1000>;
180 reg = <0x0 0xfe010000 0x0 0x8000>;
[all …]
/OK3568_Linux_fs/kernel/drivers/hid/
H A Dhid-lenovo.c53 u8 middlebutton_state; /* 0:Up, 1:Down (undecided), 2:Scrolling */
61 #define TP10UBKBD_FN_LOCK_LED 0x54
62 #define TP10UBKBD_MUTE_LED 0x64
63 #define TP10UBKBD_MICMUTE_LED 0x74
76 data->led_report[0] = TP10UBKBD_LED_OUTPUT_REPORT; in lenovo_led_set_tp10ubkbd()
79 ret = hid_hw_raw_request(hdev, data->led_report[0], data->led_report, 3, in lenovo_led_set_tp10ubkbd()
85 ret = ret < 0 ? ret : -EIO; in lenovo_led_set_tp10ubkbd()
87 ret = 0; in lenovo_led_set_tp10ubkbd()
105 0x05, 0x88, /* Usage Page (Vendor Usage Page 0x88) */
106 0x09, 0x01, /* Usage (Vendor Usage 0x01) */
[all …]

123