Home
last modified time | relevance | path

Searched refs:u8RegWrite (Results 1 – 25 of 54) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/demodulator/hal/maserati/demod/
H A DhalDMD_INTERN_DVBC.c291 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
347 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
349 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
350 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/curry/demod/
H A DhalDMD_INTERN_DVBC.c291 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
347 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
349 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
350 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
H A DhalDMD_INTERN_DVBT.c379 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBT_DSPReg_Init() local
404 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBT_DSPReg) & (u8Mask)); in INTERN_DVBT_DSPReg_Init()
406 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBT_DSPReg_Init()
407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/maxim/demod/
H A DhalDMD_INTERN_DVBC.c292 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
348 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
350 …ULOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
351 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/k6/demod/
H A DhalDMD_INTERN_DVBC.c291 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
347 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
349 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
350 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/M7621/demod/
H A DhalDMD_INTERN_DVBC.c292 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
348 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
350 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
351 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
H A DhalDMD_INTERN_DVBT.c379 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBT_DSPReg_Init() local
404 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBT_DSPReg) & (u8Mask)); in INTERN_DVBT_DSPReg_Init()
406 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBT_DSPReg_Init()
407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/M7821/demod/
H A DhalDMD_INTERN_DVBC.c291 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
347 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
349 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
350 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
H A DhalDMD_INTERN_DVBT.c379 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBT_DSPReg_Init() local
404 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBT_DSPReg) & (u8Mask)); in INTERN_DVBT_DSPReg_Init()
406 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBT_DSPReg_Init()
407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/kano/demod/
H A DhalDMD_INTERN_DVBC.c291 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
347 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
349 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
350 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/macan/demod/
H A DhalDMD_INTERN_DVBC.c291 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
347 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
349 …ULOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
350 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
H A DhalDMD_INTERN_DVBT.c369 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBT_DSPReg_Init() local
394 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBT_DSPReg) & (u8Mask)); in INTERN_DVBT_DSPReg_Init()
396 …ULOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
397 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/manhattan/demod/
H A DhalDMD_INTERN_DVBC.c291 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
347 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
349 …_DVBC(printf("DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
350 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
H A DhalDMD_INTERN_DVBT.c378 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBT_DSPReg_Init() local
403 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBT_DSPReg) & (u8Mask)); in INTERN_DVBT_DSPReg_Init()
405 …_DVBT(printf("DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBT_DSPReg_Init()
406 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/messi/demod/
H A DhalDMD_INTERN_DVBC.c292 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
348 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
350 …OGD("Utopia","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
351 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/mainz/demod/
H A DhalDMD_INTERN_DVBC.c297 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
353 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
355 …ULOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
356 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/maldives/demod/
H A DhalDMD_INTERN_DVBC.c281 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
337 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
339 …_DVBC(printf("DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
340 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
H A DhalDMD_INTERN_DVBT.c367 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBT_DSPReg_Init() local
392 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBT_DSPReg) & (u8Mask)); in INTERN_DVBT_DSPReg_Init()
394 … printf("DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
395 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/mustang/demod/
H A DhalDMD_INTERN_DVBC.c290 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
346 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
348 …_DVBC(printf("DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
349 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
H A DhalDMD_INTERN_DVBT.c368 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBT_DSPReg_Init() local
393 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBT_DSPReg) & (u8Mask)); in INTERN_DVBT_DSPReg_Init()
395 …_DVBT(printf("DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBT_DSPReg_Init()
396 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/mooney/demod/
H A DhalDMD_INTERN_DVBC.c295 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
351 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
353 …ULOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
354 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
H A DhalDMD_INTERN_DVBT.c367 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBT_DSPReg_Init() local
392 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBT_DSPReg) & (u8Mask)); in INTERN_DVBT_DSPReg_Init()
394 …_DVBT(printf("DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBT_DSPReg_Init()
395 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/hal/k6lite/demod/
H A DhalDMD_INTERN_DVBC.c411 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBC_DSPReg_Init() local
481 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBC_DSPReg) & (u8Mask)); in INTERN_DVBC_DSPReg_Init()
483 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBC_DSPReg_Init()
484 …&= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr+PARA_TBL_LENGTH*hal_demod_swtich_status, u8RegWrite); in INTERN_DVBC_DSPReg_Init()
H A DhalDMD_INTERN_DVBT.c379 MS_U8 idx = 0, u8RegRead = 0, u8RegWrite = 0, u8Mask = 0; in INTERN_DVBT_DSPReg_Init() local
404 u8RegWrite = (u8RegRead & (~u8Mask)) | ((*u8DVBT_DSPReg) & (u8Mask)); in INTERN_DVBT_DSPReg_Init()
406 …LOGD("DEMOD","DSP addr:%x mask:%x read:%x write:%x\n", u16DspAddr, u8Mask, u8RegRead, u8RegWrite)); in INTERN_DVBT_DSPReg_Init()
407 status &= MDrv_SYS_DMD_VD_MBX_WriteDSPReg(u16DspAddr, u8RegWrite); in INTERN_DVBT_DSPReg_Init()
/utopia/UTPA2-700.0.x/modules/demodulator/drv/dvb_extdemod/
H A DdrvDMD_EXTERN_MSB201X.c2863 MS_U8 idx = 0, u8Mask = 0, u8RegWrite = 0, u8Channel = 0; in MDrv_DMD_MSB201X_Init() local
3027 u8RegWrite = (*(pDemod->_sDMD_MSB201X_InitData.pDVBC_DSP_REG)) & u8Mask; in MDrv_DMD_MSB201X_Init()
3034 _MDrv_DMD_MSB201X_SetDSPReg(devID, u8Channel, u16DspAddr, u8RegWrite); in MDrv_DMD_MSB201X_Init()
3036 _MDrv_DMD_MSB201X_SetDSPReg(devID, u8Channel, u16DspAddr, u8RegWrite); in MDrv_DMD_MSB201X_Init()
3039 &u8RegWrite , in MDrv_DMD_MSB201X_Init()

123