Home
last modified time | relevance | path

Searched refs:SCLK_I2S1_OUT (Results 1 – 25 of 29) sorted by relevance

12

/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Dpx30-ad-r35-mb-rk618-hdmi.dts22 clocks = <&cru SCLK_I2S1_OUT>;
24 assigned-clocks = <&cru SCLK_I2S1_OUT>;
31 clocks = <&cru SCLK_I2S1_OUT>, <&cru DCLK_VOPL>;
39 assigned-clock-parents = <&cru SCLK_I2S1_OUT>,
43 <&cru SCLK_I2S1_OUT>,
H A Dpx30-ad-r35-mb-rk618-lvds.dts64 clocks = <&cru SCLK_I2S1_OUT>;
66 assigned-clocks = <&cru SCLK_I2S1_OUT>;
73 clocks = <&cru SCLK_I2S1_OUT>, <&cru DCLK_VOPL>;
81 assigned-clock-parents = <&cru SCLK_I2S1_OUT>,
85 <&cru SCLK_I2S1_OUT>,
H A Dpx30-ad-r35-mb-rk618-dual-lvds.dts64 clocks = <&cru SCLK_I2S1_OUT>;
66 assigned-clocks = <&cru SCLK_I2S1_OUT>;
73 clocks = <&cru SCLK_I2S1_OUT>, <&cru DCLK_VOPL>;
81 assigned-clock-parents = <&cru SCLK_I2S1_OUT>,
85 <&cru SCLK_I2S1_OUT>,
H A Dpx30-ad-r35-mb-rk618-hdmi-lvds.dts65 clocks = <&cru SCLK_I2S1_OUT>;
67 assigned-clocks = <&cru SCLK_I2S1_OUT>;
74 clocks = <&cru SCLK_I2S1_OUT>, <&cru DCLK_VOPL>;
82 assigned-clock-parents = <&cru SCLK_I2S1_OUT>,
86 <&cru SCLK_I2S1_OUT>,
H A Dpx30-evb-ext-rk618.dtsi125 clocks = <&cru SCLK_I2S1_OUT>;
127 assigned-clocks = <&cru SCLK_I2S1_OUT>;
134 clocks = <&cru SCLK_I2S1_OUT>, <&cru DCLK_VOPL>;
142 assigned-clock-parents = <&cru SCLK_I2S1_OUT>,
146 <&cru SCLK_I2S1_OUT>,
H A Dpx30-z7-a0-rk618-dsi.dts534 clocks = <&cru SCLK_I2S1_OUT>;
536 assigned-clocks = <&cru SCLK_I2S1_OUT>;
543 clocks = <&cru SCLK_I2S1_OUT>, <&cru DCLK_VOPL>;
551 assigned-clock-parents = <&cru SCLK_I2S1_OUT>,
555 <&cru SCLK_I2S1_OUT>,
H A Dpx30-evb-ddr3-v10-robot-linux.dts393 clocks = <&cru SCLK_I2S1_OUT>;
H A Dpx30-evb-ddr3-v10-robot-no-gpu-linux.dts393 clocks = <&cru SCLK_I2S1_OUT>;
H A Drk3326-evb-lp3-v10-robot-linux.dts443 clocks = <&cru SCLK_I2S1_OUT>;
H A Drk3326-evb-lp3-v10-robot-no-gpu-linux.dts438 clocks = <&cru SCLK_I2S1_OUT>;
H A Drk3326-863-lp3-v10.dtsi590 clocks = <&cru SCLK_I2S1_OUT>;
H A Drk3326-evb-lp3-v10.dtsi641 clocks = <&cru SCLK_I2S1_OUT>;
H A Dpx30-evb-ddr3-v10.dtsi501 clocks = <&cru SCLK_I2S1_OUT>;
H A Drk3326-86v-v10.dts540 clocks = <&cru SCLK_I2S1_OUT>;
H A Drk3358m-vehicle-ddr3.dtsi862 clocks = <&cru SCLK_I2S1_OUT>;
H A Drk3358-evb-ddr3.dtsi781 clocks = <&cru SCLK_I2S1_OUT>;
/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Drk3328-cru.h33 #define SCLK_I2S1_OUT 44 macro
H A Dpx30-cru.h23 #define SCLK_I2S1_OUT 21 macro
/OK3568_Linux_fs/u-boot/include/dt-bindings/clock/
H A Dpx30-cru.h36 #define SCLK_I2S1_OUT 21 macro
H A Drk3328-cru.h33 #define SCLK_I2S1_OUT 44 macro
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_px30.c1336 case SCLK_I2S1_OUT: in px30_clk_get_rate()
1422 case SCLK_I2S1_OUT: in px30_clk_set_rate()
1909 px30_i2s1_mclk_set_clk(cru_priv, SCLK_I2S1_OUT, 12000000); in px30_clk_init()
1935 px30_i2s1_mclk_set_clk(cru_priv, SCLK_I2S1_OUT, 11289600); in px30_clk_init()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mfd/
H A Drk809.txt307 clocks = <&cru SCLK_I2S1_OUT>;
H A Drk817.txt356 clocks = <&cru SCLK_I2S1_OUT>;
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3328.c391 COMPOSITE_NODIV(SCLK_I2S1_OUT, "i2s1_out", mux_i2s1out_p, 0,
H A Dclk-px30.c633 GATE(SCLK_I2S1_OUT, "clk_i2s1_out", "clk_i2s1_out_pre", CLK_SET_RATE_PARENT,

12