| /OK3568_Linux_fs/u-boot/include/dt-bindings/clock/ |
| H A D | rk3368-cru.h | 182 #define HCLK_SDIO0 457 macro
|
| H A D | rk3288-cru.h | 189 #define HCLK_SDIO0 457 macro
|
| H A D | rk3528-cru.h | 203 #define HCLK_SDIO0 241 macro
|
| /OK3568_Linux_fs/kernel/include/dt-bindings/clock/ |
| H A D | rk3288-cru.h | 191 #define HCLK_SDIO0 457 macro
|
| H A D | rk3368-cru.h | 162 #define HCLK_SDIO0 457 macro
|
| H A D | rk3528-cru.h | 199 #define HCLK_SDIO0 241 macro
|
| /OK3568_Linux_fs/u-boot/drivers/clk/rockchip/ |
| H A D | clk_rk3288.c | 735 case HCLK_SDIO0: in rockchip_mmc_get_clk()
785 case HCLK_SDIO0: in rockchip_mmc_set_clk()
1090 case HCLK_SDIO0: in rk3288_clk_get_rate()
1171 case HCLK_SDIO0: in rk3288_clk_set_rate()
|
| /OK3568_Linux_fs/u-boot/arch/arm/dts/ |
| H A D | rk3288-veyron.dtsi | 275 clocks = <&cru HCLK_SDIO0>, <&cru SCLK_SDIO0>, <&cru SCLK_SDIO0_DRV>,
|
| H A D | rk3368.dtsi | 263 clocks = <&cru HCLK_SDIO0>, <&cru SCLK_SDIO0>,
|
| H A D | rk3288.dtsi | 228 clocks = <&cru HCLK_SDIO0>, <&cru SCLK_SDIO0>,
|
| H A D | rk3528.dtsi | 1914 clocks = <&cru HCLK_SDIO0>, <&cru CCLK_SRC_SDIO0>,
|
| /OK3568_Linux_fs/kernel/drivers/clk/rockchip/ |
| H A D | clk-rk3368.c | 806 GATE(HCLK_SDIO0, "hclk_sdio0", "hclk_peri", 0, RK3368_CLKGATE_CON(21), 1, GFLAGS),
|
| H A D | clk-rk3288.c | 746 GATE(HCLK_SDIO0, "hclk_sdio0", "hclk_peri", 0, RK3288_CLKGATE_CON(8), 4, GFLAGS),
|
| H A D | clk-rk3528.c | 966 GATE(HCLK_SDIO0, "hclk_sdio0", "hclk_vpu_root", 0,
|
| /OK3568_Linux_fs/kernel/drivers/clk/renesas/ |
| H A D | r9a06g032-clocks.c | 260 D_MODULE(HCLK_SDIO0, "hclk_sdio0", CLK_REF_SYNC_D4, 0x60, 0x61, 0x62, 0x63, 0x80, 0x81, 0x82),
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3368.dtsi | 231 clocks = <&cru HCLK_SDIO0>, <&cru SCLK_SDIO0>,
|
| H A D | rk3528.dtsi | 2186 clocks = <&cru HCLK_SDIO0>, <&cru CCLK_SRC_SDIO0>,
|
| /OK3568_Linux_fs/kernel/arch/arm/boot/dts/ |
| H A D | rk3288.dtsi | 372 clocks = <&cru HCLK_SDIO0>, <&cru SCLK_SDIO0>,
|