Home
last modified time | relevance | path

Searched defs:reg (Results 226 – 250 of 757) sorted by relevance

12345678910>>...31

/rk3399_rockchip-uboot/arch/arm/mach-at91/include/mach/
H A Dat91_gpbr.h37 u32 reg[4]; member
/rk3399_rockchip-uboot/drivers/power/pmic/
H A Dpmic_tps62362.c21 int tps62362_voltage_update(unsigned char reg, unsigned char volt_sel) in tps62362_voltage_update()
/rk3399_rockchip-uboot/arch/arm/mach-sunxi/
H A Ddram_helpers.c17 void mctl_await_completion(u32 *reg, u32 mask, u32 val) in mctl_await_completion()
/rk3399_rockchip-uboot/board/sbc8349/
H A Dpci.c55 struct pci_region *reg[] = { pci1_regions }; in pci_init_board() local
/rk3399_rockchip-uboot/arch/arc/lib/
H A Dints_low.S21 .macro PUSH reg argument
/rk3399_rockchip-uboot/drivers/power/regulator/
H A Drk860x_regulator.c81 static int rk860x_write(struct udevice *dev, uint reg, const uint8_t *buff, in rk860x_write()
95 static int rk860x_read(struct udevice *dev, uint reg, uint8_t *buff, int len) in rk860x_read()
108 static int rk860x_reg_read(struct udevice *dev, uint reg, u8 *val) in rk860x_reg_read()
119 static int rk860x_reg_write(struct udevice *dev, uint reg, uint value) in rk860x_reg_write()
131 static int rk860x_clrsetbits(struct udevice *dev, uint reg, uint clr, uint set) in rk860x_clrsetbits()
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc85xx/
H A Dfdt.c50 u32 *reg = (u32 *)fdt_getprop(blob, off, "reg", 0); in ft_fixup_cpu() local
330 u32 *reg = (u32 *)fdt_getprop(blob, off, "reg", 0); in ft_fixup_l2cache() local
404 u32 *reg = (u32 *)fdt_getprop(blob, off, "reg", 0); in ft_fixup_cache() local
628 u32 *reg = (u32 *)fdt_getprop(blob, off, "reg", &len); local
828 const fdt32_t *reg = fdt_getprop(fdt, off, "reg", NULL); local
/rk3399_rockchip-uboot/drivers/video/drm/
H A Drk1000_tve.c37 int rk1000_tve_i2c_write(struct rk1000_tve *rk1000_tve, u8 reg, u8 val) in rk1000_tve_i2c_write()
61 int rk1000_tve_i2c_read(struct rk1000_tve *rk1000_tve, u8 reg, u8 *val) in rk1000_tve_i2c_read()
93 u8 reg, const u8 *buf, u8 len) in rk1000_tv_write_block()
/rk3399_rockchip-uboot/drivers/video/drm/display-serdes/rohm/
H A Drohm-bu18rl82.h233 unsigned int reg; member
238 unsigned int reg; member
243 unsigned int reg; member
248 unsigned int reg; member
253 unsigned int reg; member
313 unsigned int reg; member
318 unsigned int reg; member
323 unsigned int reg; member
/rk3399_rockchip-uboot/arch/microblaze/include/asm/
H A Dasm.h36 #define MFS(val, reg) \ argument
39 #define MTS(val, reg) \ argument
/rk3399_rockchip-uboot/board/highbank/
H A Dhighbank.c65 u32 reg = readl(HB_SREG_A9_PWRDOM_STAT); in scsi_init() local
103 u32 reg = readl(HB_SREG_A9_PWRDOM_STAT); in ft_board_setup() local
/rk3399_rockchip-uboot/board/freescale/ls1043ardb/
H A Dcpld.h35 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
36 #define CPLD_WRITE(reg, value) \ argument
/rk3399_rockchip-uboot/drivers/pinctrl/mvebu/
H A Dpinctrl-armada-37xx.c198 static inline void armada_37xx_update_reg(unsigned int *reg, in armada_37xx_update_reg()
260 unsigned int reg = SELECTION; in armada_37xx_pmx_set_by_name() local
421 unsigned int reg = INPUT_VAL; in armada_37xx_gpio_get() local
436 unsigned int reg = OUTPUT_VAL; in armada_37xx_gpio_set() local
452 unsigned int reg = OUTPUT_EN; in armada_37xx_gpio_get_direction() local
469 unsigned int reg = OUTPUT_EN; in armada_37xx_gpio_direction_input() local
484 unsigned int reg = OUTPUT_EN; in armada_37xx_gpio_direction_output() local
/rk3399_rockchip-uboot/drivers/ddr/marvell/a38x/
H A Dddr3_a38x.c206 int reg = 0; in ddr3_ctrl_get_junc_temp() local
328 u32 reg; in ddr3_tip_a38x_select_ddr_controller() local
480 u32 reg; in ddr3_tip_a38x_get_init_freq() local
531 u32 reg; in ddr3_tip_a38x_get_medium_freq() local
/rk3399_rockchip-uboot/drivers/ddr/marvell/axp/
H A Dddr3_read_leveling.c64 u32 reg; in ddr3_read_leveling_hw() local
182 u32 reg, cs, ecc, pup_num, phase, delay, pup; in ddr3_read_leveling_sw() local
404 u32 reg, delay, phase, pup, rd_sample_delay, add, locked_pups, in ddr3_read_leveling_single_cs_rl_mode() local
756 u32 reg, delay, phase, sum, pup, rd_sample_delay, add, locked_pups, in ddr3_read_leveling_single_cs_window_mode() local
/rk3399_rockchip-uboot/board/tqc/tqm834x/
H A Dpci.c58 struct pci_region *reg[] = { pci1_regions }; in pci_init_board() local
/rk3399_rockchip-uboot/board/freescale/mpc832xemds/
H A Dpci.c71 struct pci_region *reg[] = { pci1_regions }; in pci_init_board() local
/rk3399_rockchip-uboot/board/freescale/t208xrdb/
H A Dcpld.h30 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
31 #define CPLD_WRITE(reg, value) \ argument
/rk3399_rockchip-uboot/board/zipitz2/
H A Dzipitz2.c92 unsigned char reg; member
181 unsigned char reg[3] = { 0x74, 0x00, 0 }; in lcd_start() local
/rk3399_rockchip-uboot/board/freescale/t4rdb/
H A Dcpld.h46 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
47 #define CPLD_WRITE(reg, value) \ argument
/rk3399_rockchip-uboot/board/freescale/t104xrdb/
H A Dcpld.h42 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
43 #define CPLD_WRITE(reg, value)\ argument
/rk3399_rockchip-uboot/arch/x86/include/asm/
H A Dmtrr.h32 #define MTRR_PHYS_BASE_MSR(reg) (0x200 + 2 * (reg)) argument
33 #define MTRR_PHYS_MASK_MSR(reg) (0x200 + 2 * (reg) + 1) argument
/rk3399_rockchip-uboot/drivers/rtc/
H A Dds3231.c160 uchar rtc_read (uchar reg) in rtc_read()
166 static void rtc_write (uchar reg, uchar val) in rtc_write()
/rk3399_rockchip-uboot/drivers/gpio/
H A Dgpio-uniphier.c27 unsigned reg, int value) in uniphier_gpio_offset_write()
41 unsigned reg) in uniphier_gpio_offset_read()
H A Dmsm_gpio.c37 phys_addr_t reg = priv->base + GPIO_CONFIG_OFF(gpio); in msm_gpio_direction_input() local
60 phys_addr_t reg = priv->base + GPIO_CONFIG_OFF(gpio); in msm_gpio_direction_output() local

12345678910>>...31