Home
last modified time | relevance | path

Searched defs:_shift (Results 26 – 50 of 135) sorted by relevance

123456

/OK3568_Linux_fs/kernel/drivers/clk/mediatek/
H A Dclk-mt6779-mm.c26 #define GATE_MM0(_id, _name, _parent, _shift) \ argument
29 #define GATE_MM1(_id, _name, _parent, _shift) \ argument
H A Dclk-mt2712.c960 #define GATE_TOP0(_id, _name, _parent, _shift) { \ argument
969 #define GATE_TOP1(_id, _name, _parent, _shift) { \ argument
1000 #define GATE_INFRA(_id, _name, _parent, _shift) { \ argument
1037 #define GATE_PERI0(_id, _name, _parent, _shift) { \ argument
1046 #define GATE_PERI1(_id, _name, _parent, _shift) { \ argument
1055 #define GATE_PERI2(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt8183-audio.c27 #define GATE_AUDIO0(_id, _name, _parent, _shift) \ argument
31 #define GATE_AUDIO1(_id, _name, _parent, _shift) \ argument
H A Dclk-mt2701-vdec.c27 #define GATE_VDEC0(_id, _name, _parent, _shift) { \ argument
36 #define GATE_VDEC1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt6765-audio.c27 #define GATE_AUDIO0(_id, _name, _parent, _shift) { \ argument
36 #define GATE_AUDIO1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt6797-mm.c26 #define GATE_MM0(_id, _name, _parent, _shift) { \ argument
35 #define GATE_MM1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt2712-vdec.c27 #define GATE_VDEC0(_id, _name, _parent, _shift) { \ argument
36 #define GATE_VDEC1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt2701-bdp.c27 #define GATE_BDP0(_id, _name, _parent, _shift) { \ argument
36 #define GATE_BDP1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt2701-mm.c27 #define GATE_DISP0(_id, _name, _parent, _shift) { \ argument
36 #define GATE_DISP1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt6797-vdec.c27 #define GATE_VDEC0(_id, _name, _parent, _shift) { \ argument
36 #define GATE_VDEC1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt8173-mm.c28 #define GATE_MM0(_id, _name, _parent, _shift) { \ argument
37 #define GATE_MM1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt8167-mm.c32 #define GATE_MM0(_id, _name, _parent, _shift) { \ argument
41 #define GATE_MM1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt7629.c52 #define GATE_APMIXED(_id, _name, _parent, _shift) { \ argument
61 #define GATE_INFRA(_id, _name, _parent, _shift) { \ argument
70 #define GATE_PERI0(_id, _name, _parent, _shift) { \ argument
79 #define GATE_PERI1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt7629-hif.c19 #define GATE_PCIE(_id, _name, _parent, _shift) { \ argument
28 #define GATE_SSUSB(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt7622-eth.c19 #define GATE_ETH(_id, _name, _parent, _shift) { \ argument
48 #define GATE_SGMII(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt7622-hif.c19 #define GATE_PCIE(_id, _name, _parent, _shift) { \ argument
28 #define GATE_SSUSB(_id, _name, _parent, _shift) { \ argument
H A Dclk-mt7629-eth.c19 #define GATE_ETH(_id, _name, _parent, _shift) { \ argument
48 #define GATE_SGMII(_id, _name, _parent, _shift) { \ argument
H A Dclk-gate.h46 #define GATE_MTK_FLAGS(_id, _name, _parent, _regs, _shift, \ argument
57 #define GATE_MTK(_id, _name, _parent, _regs, _shift, _ops) \ argument
H A Dclk-mux.h46 _mux_set_ofs, _mux_clr_ofs, _shift, _width, \ argument
65 _mux_set_ofs, _mux_clr_ofs, _shift, _width, \ argument
73 _mux_set_ofs, _mux_clr_ofs, _shift, _width, \ argument
H A Dclk-mt2701.c638 #define GATE_TOP_AUD(_id, _name, _parent, _shift) { \ argument
703 #define GATE_ICG(_id, _name, _parent, _shift) { \ argument
804 #define GATE_PERI0(_id, _name, _parent, _shift) { \ argument
813 #define GATE_PERI1(_id, _name, _parent, _shift) { \ argument
H A Dclk-mtk.h81 #define MUX_GATE_FLAGS_2(_id, _name, _parents, _reg, _shift, \ argument
101 #define MUX_GATE_FLAGS(_id, _name, _parents, _reg, _shift, _width, \ argument
110 #define MUX_GATE(_id, _name, _parents, _reg, _shift, _width, _gate) \ argument
114 #define MUX(_id, _name, _parents, _reg, _shift, _width) \ argument
118 #define MUX_FLAGS(_id, _name, _parents, _reg, _shift, _width, _flags) { \ argument
190 #define DIV_ADJ(_id, _name, _parent, _reg, _shift, _width) { \ argument
/OK3568_Linux_fs/kernel/drivers/net/ethernet/mellanox/mlxsw/
H A Dcore_acl_flex_keys.h52 #define MLXSW_AFK_ELEMENT_INFO(_type, _element, _offset, _shift, _size) \ argument
64 #define MLXSW_AFK_ELEMENT_INFO_U32(_element, _offset, _shift, _size) \ argument
85 _shift, _size, _u32_key_diff, _avoid_size_check) \ argument
99 #define MLXSW_AFK_ELEMENT_INST_U32(_element, _offset, _shift, _size) \ argument
104 _shift, _size, _key_diff, \ argument
/OK3568_Linux_fs/kernel/drivers/iio/adc/
H A Dad7791.c68 _storagebits, _shift, _extend_name, _type, _mask_all) \ argument
92 _storagebits, _shift) \ argument
98 _storagebits, _shift) \ argument
104 _storagebits, _shift) \ argument
110 _shift) \ argument
/OK3568_Linux_fs/kernel/drivers/clk/actions/
H A Dowl-mux.h27 #define OWL_MUX_HW(_reg, _shift, _width) \ argument
35 _shift, _width, _flags) \ argument
H A Dowl-divider.h29 #define OWL_DIVIDER_HW(_reg, _shift, _width, _div_flags, _table) \ argument
39 _shift, _width, _table, _div_flags, _flags) \ argument

123456