Home
last modified time | relevance | path

Searched refs:MOD_W2BYTEMSK (Results 1 – 25 of 43) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A DhalPNL.c163 MOD_W2BYTEMSK(REG_MOD_BK00_37_L, 0x00, BIT(8)); in MHal_MOD_PowerOn()
170 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, 0x00 , BIT(0) | BIT(7) ); in MHal_MOD_PowerOn()
173 MOD_W2BYTEMSK(REG_MOD_BK00_77_L, (BIT(1) | BIT(0)), (BIT(1) | BIT(0))); in MHal_MOD_PowerOn()
191 MOD_W2BYTEMSK(REG_MOD_BK00_37_L, BIT(8), BIT(8)); in MHal_MOD_PowerOn()
194MOD_W2BYTEMSK(REG_MOD_BK00_78_L, 0x00, BIT(0)); //analog MOD power do… in MHal_MOD_PowerOn()
197MOD_W2BYTEMSK(REG_MOD_BK00_77_L, 0, (BIT(1) | BIT(0) )); //enable ib, en… in MHal_MOD_PowerOn()
211 MOD_W2BYTEMSK(REG_MOD_BK00_37_L, ((bIs2p5)? BIT(6):0), BIT(6)); //MOD PVDD=1: 2.5,PVDD=0: 3.3 in MHal_MOD_PVDD_Power_Setting()
222MOD_W2BYTEMSK(REG_MOD_BK00_42_L, (BIT(7) | BIT(6)), (BIT(7) | BIT(6))); // shift_lvds_pair, set LV… in MHal_Shift_LVDS_Pair()
224 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); in MHal_Shift_LVDS_Pair()
231 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, BIT(1) , BIT(1) ); in MHal_Output_LVDS_Pair_Setting()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A DhalPNL.c163 MOD_W2BYTEMSK(REG_MOD_BK00_37_L, 0x00, BIT(8)); in MHal_MOD_PowerOn()
170 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, 0x00 , BIT(0) | BIT(7) ); in MHal_MOD_PowerOn()
173 MOD_W2BYTEMSK(REG_MOD_BK00_77_L, (BIT(1) | BIT(0)), (BIT(1) | BIT(0))); in MHal_MOD_PowerOn()
191 MOD_W2BYTEMSK(REG_MOD_BK00_37_L, BIT(8), BIT(8)); in MHal_MOD_PowerOn()
194MOD_W2BYTEMSK(REG_MOD_BK00_78_L, 0x00, BIT(0)); //analog MOD power do… in MHal_MOD_PowerOn()
197MOD_W2BYTEMSK(REG_MOD_BK00_77_L, 0, (BIT(1) | BIT(0) )); //enable ib, en… in MHal_MOD_PowerOn()
211 MOD_W2BYTEMSK(REG_MOD_BK00_37_L, ((bIs2p5)? BIT(6):0), BIT(6)); //MOD PVDD=1: 2.5,PVDD=0: 3.3 in MHal_MOD_PVDD_Power_Setting()
222MOD_W2BYTEMSK(REG_MOD_BK00_42_L, (BIT(7) | BIT(6)), (BIT(7) | BIT(6))); // shift_lvds_pair, set LV… in MHal_Shift_LVDS_Pair()
224 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); in MHal_Shift_LVDS_Pair()
231 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, BIT(1) , BIT(1) ); in MHal_Output_LVDS_Pair_Setting()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A DhalPNL.c2533 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, BIT(15), BIT(15)); in MHal_PNL_HWLVDSReservedtoLRFlag()
2537 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, BIT(14), BIT(14)); in MHal_PNL_HWLVDSReservedtoLRFlag()
2544 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, BIT(13), BIT(13)); in MHal_PNL_HWLVDSReservedtoLRFlag()
2548 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, BIT(12), BIT(12)); in MHal_PNL_HWLVDSReservedtoLRFlag()
2554MOD_W2BYTEMSK(REG_MOD_BK00_54_L, BIT(10), BIT(10)); //reg_sel_ext_bit: sel extend bit, 0: osd_de 1… in MHal_PNL_HWLVDSReservedtoLRFlag()
2559 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, 0x0000, (BIT(15) | BIT(14) | BIT(13) | BIT(12))); in MHal_PNL_HWLVDSReservedtoLRFlag()
2563MOD_W2BYTEMSK(REG_MOD_BK00_54_L, 0x00, BIT(10)); //reg_sel_ext_bit: sel extend bit, 0: osd_de 1: t… in MHal_PNL_HWLVDSReservedtoLRFlag()
2943 MOD_W2BYTEMSK(REG_MOD_BK00_5E_L, 0x003F, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
2951 MOD_W2BYTEMSK(REG_MOD_BK00_76_L, 0x0000, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
2954 MOD_W2BYTEMSK(REG_MOD_BK00_5E_L, 0x0000, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A DhalPNL.c2537 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, BIT(15), BIT(15)); in MHal_PNL_HWLVDSReservedtoLRFlag()
2541 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, BIT(14), BIT(14)); in MHal_PNL_HWLVDSReservedtoLRFlag()
2548 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, BIT(13), BIT(13)); in MHal_PNL_HWLVDSReservedtoLRFlag()
2552 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, BIT(12), BIT(12)); in MHal_PNL_HWLVDSReservedtoLRFlag()
2558MOD_W2BYTEMSK(REG_MOD_BK00_54_L, BIT(10), BIT(10)); //reg_sel_ext_bit: sel extend bit, 0: osd_de 1… in MHal_PNL_HWLVDSReservedtoLRFlag()
2563 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, 0x0000, (BIT(15) | BIT(14) | BIT(13) | BIT(12))); in MHal_PNL_HWLVDSReservedtoLRFlag()
2567MOD_W2BYTEMSK(REG_MOD_BK00_54_L, 0x00, BIT(10)); //reg_sel_ext_bit: sel extend bit, 0: osd_de 1: t… in MHal_PNL_HWLVDSReservedtoLRFlag()
2970 MOD_W2BYTEMSK(REG_MOD_BK00_5E_L, 0x003F, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
2978 MOD_W2BYTEMSK(REG_MOD_BK00_76_L, 0x0000, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
2981 MOD_W2BYTEMSK(REG_MOD_BK00_5E_L, 0x0000, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A DhalPNL.c261MOD_W2BYTEMSK(REG_MOD_BK00_42_L, (BIT(7) | BIT(6)), (BIT(7) | BIT(6))); // shift_lvds_pair, set LV… in MHal_Shift_LVDS_Pair()
263 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); in MHal_Shift_LVDS_Pair()
1401 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(15), BIT(15)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1405 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(14), BIT(14)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1412 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(13), BIT(13)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1416 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(12), BIT(12)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1423 MOD_W2BYTEMSK(REG_MOD_BK00_30_L, BIT(14), BIT(14)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1428 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, 0x0000, (BIT(15) | BIT(14) | BIT(13) | BIT(12))); in MHal_PNL_HWLVDSReservedtoLRFlag()
1433 MOD_W2BYTEMSK(REG_MOD_BK00_30_L, 0x00, BIT(14)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1783 MOD_W2BYTEMSK(REG_MOD_BK00_76_L, 0x003F, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A DhalPNL.c257 MOD_W2BYTEMSK(REG_MOD_BK00_5B_L, 0x0008, 0x0008); // reg_fix_cnt_clr in MHal_MOD_PowerOn()
258 MOD_W2BYTEMSK(REG_MOD_BK00_5B_L, 0x0000, 0x0008); in MHal_MOD_PowerOn()
260 MOD_W2BYTEMSK(REG_MOD_BK00_7D_L, 0x0080, 0x0080); // reg_proc_st_clr in MHal_MOD_PowerOn()
261 MOD_W2BYTEMSK(REG_MOD_BK00_7D_L, 0x0000, 0x0080); in MHal_MOD_PowerOn()
263 MOD_W2BYTEMSK(REG_MOD_BK00_7E_L, 0x0080, 0x0080); // reg_unlock_cnt_clr in MHal_MOD_PowerOn()
264 MOD_W2BYTEMSK(REG_MOD_BK00_7E_L, 0x0000, 0x0080); in MHal_MOD_PowerOn()
266 MOD_W2BYTEMSK(REG_MOD_BK00_62_L, 0x0000, 0x8000); in MHal_MOD_PowerOn()
267 MOD_W2BYTEMSK(REG_MOD_BK00_62_L, 0x8000, 0x8000); in MHal_MOD_PowerOn()
313MOD_W2BYTEMSK(REG_MOD_BK00_42_L, (BIT(7) | BIT(6)), (BIT(7) | BIT(6))); // shift_lvds_pair, set LV… in MHal_Shift_LVDS_Pair()
315 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); in MHal_Shift_LVDS_Pair()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A DhalPNL.c258 MOD_W2BYTEMSK(REG_MOD_BK00_5B_L, 0x0008, 0x0008); // reg_fix_cnt_clr in MHal_MOD_PowerOn()
259 MOD_W2BYTEMSK(REG_MOD_BK00_5B_L, 0x0000, 0x0008); in MHal_MOD_PowerOn()
261 MOD_W2BYTEMSK(REG_MOD_BK00_7D_L, 0x0080, 0x0080); // reg_proc_st_clr in MHal_MOD_PowerOn()
262 MOD_W2BYTEMSK(REG_MOD_BK00_7D_L, 0x0000, 0x0080); in MHal_MOD_PowerOn()
264 MOD_W2BYTEMSK(REG_MOD_BK00_7E_L, 0x0080, 0x0080); // reg_unlock_cnt_clr in MHal_MOD_PowerOn()
265 MOD_W2BYTEMSK(REG_MOD_BK00_7E_L, 0x0000, 0x0080); in MHal_MOD_PowerOn()
267 MOD_W2BYTEMSK(REG_MOD_BK00_62_L, 0x0000, 0x8000); in MHal_MOD_PowerOn()
268 MOD_W2BYTEMSK(REG_MOD_BK00_62_L, 0x8000, 0x8000); in MHal_MOD_PowerOn()
314MOD_W2BYTEMSK(REG_MOD_BK00_42_L, (BIT(7) | BIT(6)), (BIT(7) | BIT(6))); // shift_lvds_pair, set LV… in MHal_Shift_LVDS_Pair()
316 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); in MHal_Shift_LVDS_Pair()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A DhalPNL.c258 MOD_W2BYTEMSK(REG_MOD_BK00_5B_L, 0x0008, 0x0008); // reg_fix_cnt_clr in MHal_MOD_PowerOn()
259 MOD_W2BYTEMSK(REG_MOD_BK00_5B_L, 0x0000, 0x0008); in MHal_MOD_PowerOn()
261 MOD_W2BYTEMSK(REG_MOD_BK00_7D_L, 0x0080, 0x0080); // reg_proc_st_clr in MHal_MOD_PowerOn()
262 MOD_W2BYTEMSK(REG_MOD_BK00_7D_L, 0x0000, 0x0080); in MHal_MOD_PowerOn()
264 MOD_W2BYTEMSK(REG_MOD_BK00_7E_L, 0x0080, 0x0080); // reg_unlock_cnt_clr in MHal_MOD_PowerOn()
265 MOD_W2BYTEMSK(REG_MOD_BK00_7E_L, 0x0000, 0x0080); in MHal_MOD_PowerOn()
267 MOD_W2BYTEMSK(REG_MOD_BK00_62_L, 0x0000, 0x8000); in MHal_MOD_PowerOn()
268 MOD_W2BYTEMSK(REG_MOD_BK00_62_L, 0x8000, 0x8000); in MHal_MOD_PowerOn()
314MOD_W2BYTEMSK(REG_MOD_BK00_42_L, (BIT(7) | BIT(6)), (BIT(7) | BIT(6))); // shift_lvds_pair, set LV… in MHal_Shift_LVDS_Pair()
316 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); in MHal_Shift_LVDS_Pair()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A DhalPNL.c163 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, 0x0 , BIT(0) ); in MHal_MOD_PowerOn()
166 MOD_W2BYTEMSK(REG_MOD_BK00_77_L, (BIT(1) | BIT(0)), (BIT(1) | BIT(0))); in MHal_MOD_PowerOn()
170 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, BIT(0), BIT(0)); in MHal_MOD_PowerOn()
172 MOD_W2BYTEMSK(REG_MOD_BK00_77_L, 0x00, (BIT(1) | BIT(0))); in MHal_MOD_PowerOn()
196 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); // shift_lvds_pair, set LVDS Mode3 in MHal_Shift_LVDS_Pair()
207 MOD_W2BYTEMSK(REG_MOD_BK00_6D_L, 0x5000, 0xF000); in MHal_Output_LVDS_Pair_Setting()
209 MOD_W2BYTEMSK(REG_MOD_BK00_6F_L, 0x0005, 0x000F); in MHal_Output_LVDS_Pair_Setting()
612 MOD_W2BYTEMSK(REG_MOD_BK00_6F_L, 0x0000, 0xEFFF);//0x6F in MHal_PNL_SetOutputType()
614 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); // shift_lvds_pair in MHal_PNL_SetOutputType()
621 MOD_W2BYTEMSK(REG_MOD_BK00_7E_L, 0x0000, 0xE000); in MHal_PNL_SetOutputType()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A DhalPNL.c163 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, 0x0 , BIT(0) ); in MHal_MOD_PowerOn()
166 MOD_W2BYTEMSK(REG_MOD_BK00_77_L, (BIT(1) | BIT(0)), (BIT(1) | BIT(0))); in MHal_MOD_PowerOn()
170 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, BIT(0), BIT(0)); in MHal_MOD_PowerOn()
172 MOD_W2BYTEMSK(REG_MOD_BK00_77_L, 0x00, (BIT(1) | BIT(0))); in MHal_MOD_PowerOn()
196 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); // shift_lvds_pair, set LVDS Mode3 in MHal_Shift_LVDS_Pair()
207 MOD_W2BYTEMSK(REG_MOD_BK00_6D_L, 0x5000, 0xF000); in MHal_Output_LVDS_Pair_Setting()
209 MOD_W2BYTEMSK(REG_MOD_BK00_6F_L, 0x0005, 0x000F); in MHal_Output_LVDS_Pair_Setting()
612 MOD_W2BYTEMSK(REG_MOD_BK00_6F_L, 0x0000, 0xEFFF);//0x6F in MHal_PNL_SetOutputType()
614 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); // shift_lvds_pair in MHal_PNL_SetOutputType()
621 MOD_W2BYTEMSK(REG_MOD_BK00_7E_L, 0x0000, 0xE000); in MHal_PNL_SetOutputType()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A DhalPNL.c163 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, 0x0 , BIT(0) ); in MHal_MOD_PowerOn()
166 MOD_W2BYTEMSK(REG_MOD_BK00_77_L, (BIT(1) | BIT(0)), (BIT(1) | BIT(0))); in MHal_MOD_PowerOn()
170 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, BIT(0), BIT(0)); in MHal_MOD_PowerOn()
172 MOD_W2BYTEMSK(REG_MOD_BK00_77_L, 0x00, (BIT(1) | BIT(0))); in MHal_MOD_PowerOn()
196 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); // shift_lvds_pair, set LVDS Mode3 in MHal_Shift_LVDS_Pair()
207 MOD_W2BYTEMSK(REG_MOD_BK00_6D_L, 0x5000, 0xF000); in MHal_Output_LVDS_Pair_Setting()
209 MOD_W2BYTEMSK(REG_MOD_BK00_6F_L, 0x0005, 0x000F); in MHal_Output_LVDS_Pair_Setting()
612 MOD_W2BYTEMSK(REG_MOD_BK00_6F_L, 0x0000, 0xEFFF);//0x6F in MHal_PNL_SetOutputType()
614 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); // shift_lvds_pair in MHal_PNL_SetOutputType()
621 MOD_W2BYTEMSK(REG_MOD_BK00_7E_L, 0x0000, 0xE000); in MHal_PNL_SetOutputType()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A DhalPNL.c163 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, 0x0 , BIT(0) ); in MHal_MOD_PowerOn()
166 MOD_W2BYTEMSK(REG_MOD_BK00_77_L, (BIT(1) | BIT(0)), (BIT(1) | BIT(0))); in MHal_MOD_PowerOn()
170 MOD_W2BYTEMSK(REG_MOD_BK00_78_L, BIT(0), BIT(0)); in MHal_MOD_PowerOn()
172 MOD_W2BYTEMSK(REG_MOD_BK00_77_L, 0x00, (BIT(1) | BIT(0))); in MHal_MOD_PowerOn()
196 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); // shift_lvds_pair, set LVDS Mode3 in MHal_Shift_LVDS_Pair()
207 MOD_W2BYTEMSK(REG_MOD_BK00_6D_L, 0x5000, 0xF000); in MHal_Output_LVDS_Pair_Setting()
209 MOD_W2BYTEMSK(REG_MOD_BK00_6F_L, 0x0005, 0x000F); in MHal_Output_LVDS_Pair_Setting()
612 MOD_W2BYTEMSK(REG_MOD_BK00_6F_L, 0x0000, 0xEFFF);//0x6F in MHal_PNL_SetOutputType()
614 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); // shift_lvds_pair in MHal_PNL_SetOutputType()
621 MOD_W2BYTEMSK(REG_MOD_BK00_7E_L, 0x0000, 0xE000); in MHal_PNL_SetOutputType()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A DhalPNL.c301MOD_W2BYTEMSK(REG_MOD_BK00_42_L, (BIT(7) | BIT(6)), (BIT(7) | BIT(6))); // shift_lvds_pair, set LV… in MHal_Shift_LVDS_Pair()
303 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); in MHal_Shift_LVDS_Pair()
1629 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(15), BIT(15)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1633 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(14), BIT(14)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1640 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(13), BIT(13)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1644 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(12), BIT(12)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1651 MOD_W2BYTEMSK(REG_MOD_BK00_30_L, BIT(14), BIT(14)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1656 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, 0x0000, (BIT(15) | BIT(14) | BIT(13) | BIT(12))); in MHal_PNL_HWLVDSReservedtoLRFlag()
1661 MOD_W2BYTEMSK(REG_MOD_BK00_30_L, 0x00, BIT(14)); in MHal_PNL_HWLVDSReservedtoLRFlag()
2011 MOD_W2BYTEMSK(REG_MOD_BK00_76_L, 0x003F, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A DhalPNL.c256MOD_W2BYTEMSK(REG_MOD_BK00_42_L, (BIT(7) | BIT(6)), (BIT(7) | BIT(6))); // shift_lvds_pair, set LV… in MHal_Shift_LVDS_Pair()
258 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); in MHal_Shift_LVDS_Pair()
1138 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(15), BIT(15)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1142 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(14), BIT(14)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1149 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(13), BIT(13)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1153 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(12), BIT(12)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1160 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, 0x0000, (BIT(15) | BIT(14) | BIT(13) | BIT(12))); in MHal_PNL_HWLVDSReservedtoLRFlag()
1485 MOD_W2BYTEMSK(REG_MOD_BK00_76_L, 0x003F, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
1488 MOD_W2BYTEMSK(REG_MOD_BK00_7A_L, 0x003F, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
1496 MOD_W2BYTEMSK(REG_MOD_BK00_76_L, 0x0000, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A DhalPNL.c256MOD_W2BYTEMSK(REG_MOD_BK00_42_L, (BIT(7) | BIT(6)), (BIT(7) | BIT(6))); // shift_lvds_pair, set LV… in MHal_Shift_LVDS_Pair()
258 MOD_W2BYTEMSK(REG_MOD_BK00_42_L, 0x0000, (BIT(7) | BIT(6))); in MHal_Shift_LVDS_Pair()
1138 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(15), BIT(15)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1142 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(14), BIT(14)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1149 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(13), BIT(13)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1153 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, BIT(12), BIT(12)); in MHal_PNL_HWLVDSReservedtoLRFlag()
1160 MOD_W2BYTEMSK(REG_MOD_BK00_5A_L, 0x0000, (BIT(15) | BIT(14) | BIT(13) | BIT(12))); in MHal_PNL_HWLVDSReservedtoLRFlag()
1485 MOD_W2BYTEMSK(REG_MOD_BK00_76_L, 0x003F, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
1488 MOD_W2BYTEMSK(REG_MOD_BK00_7A_L, 0x003F, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
1496 MOD_W2BYTEMSK(REG_MOD_BK00_76_L, 0x0000, 0x003F); in MHal_PNL_MOD_Control_Out_TTL_Resistor_OP()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_ip.c2195 MOD_W2BYTEMSK(REG_MOD_BK00_01_L, bEnable? BIT(15):0,BIT(15)); in Hal_SC_mod_Set_TestPattern()
2196 MOD_W2BYTEMSK(REG_MOD_BK00_02_L, u16R_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2197 MOD_W2BYTEMSK(REG_MOD_BK00_03_L, u16G_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2198 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, u16B_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_ip.c2190 MOD_W2BYTEMSK(REG_MOD_BK00_01_L, bEnable? BIT(15):0,BIT(15)); in Hal_SC_mod_Set_TestPattern()
2191 MOD_W2BYTEMSK(REG_MOD_BK00_02_L, u16R_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2192 MOD_W2BYTEMSK(REG_MOD_BK00_03_L, u16G_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2193 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, u16B_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_ip.c2182 MOD_W2BYTEMSK(REG_MOD_BK00_01_L, bEnable? BIT(15):0,BIT(15)); in Hal_SC_mod_Set_TestPattern()
2183 MOD_W2BYTEMSK(REG_MOD_BK00_02_L, u16R_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2184 MOD_W2BYTEMSK(REG_MOD_BK00_03_L, u16G_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2185 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, u16B_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_ip.c2182 MOD_W2BYTEMSK(REG_MOD_BK00_01_L, bEnable? BIT(15):0,BIT(15)); in Hal_SC_mod_Set_TestPattern()
2183 MOD_W2BYTEMSK(REG_MOD_BK00_02_L, u16R_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2184 MOD_W2BYTEMSK(REG_MOD_BK00_03_L, u16G_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2185 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, u16B_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_ip.c2184 MOD_W2BYTEMSK(REG_MOD_BK00_01_L, bEnable? BIT(15):0,BIT(15)); in Hal_SC_mod_Set_TestPattern()
2185 MOD_W2BYTEMSK(REG_MOD_BK00_02_L, u16R_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2186 MOD_W2BYTEMSK(REG_MOD_BK00_03_L, u16G_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2187 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, u16B_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_ip.c2155 MOD_W2BYTEMSK(REG_MOD_BK00_01_L, bEnable? BIT(15):0,BIT(15)); in Hal_SC_mod_Set_TestPattern()
2156 MOD_W2BYTEMSK(REG_MOD_BK00_02_L, u16R_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2157 MOD_W2BYTEMSK(REG_MOD_BK00_03_L, u16G_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2158 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, u16B_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_ip.c2184 MOD_W2BYTEMSK(REG_MOD_BK00_01_L, bEnable? BIT(15):0,BIT(15)); in Hal_SC_mod_Set_TestPattern()
2185 MOD_W2BYTEMSK(REG_MOD_BK00_02_L, u16R_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2186 MOD_W2BYTEMSK(REG_MOD_BK00_03_L, u16G_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2187 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, u16B_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_ip.c2155 MOD_W2BYTEMSK(REG_MOD_BK00_01_L, bEnable? BIT(15):0,BIT(15)); in Hal_SC_mod_Set_TestPattern()
2156 MOD_W2BYTEMSK(REG_MOD_BK00_02_L, u16R_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2157 MOD_W2BYTEMSK(REG_MOD_BK00_03_L, u16G_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2158 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, u16B_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_ip.c2195 MOD_W2BYTEMSK(REG_MOD_BK00_01_L, bEnable? BIT(15):0,BIT(15)); in Hal_SC_mod_Set_TestPattern()
2196 MOD_W2BYTEMSK(REG_MOD_BK00_02_L, u16R_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2197 MOD_W2BYTEMSK(REG_MOD_BK00_03_L, u16G_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
2198 MOD_W2BYTEMSK(REG_MOD_BK00_04_L, u16B_Data, 0x3FF); in Hal_SC_mod_Set_TestPattern()
/utopia/UTPA2-700.0.x/modules/xc/drv/pnl/
H A DdrvPNL.c265 MOD_W2BYTEMSK(REG_MOD_BK00_65_L,pstPanelInitData->u16VTotal,0x1FFF); in _MDrv_PNL_Init_XC_VOP()
772 MOD_W2BYTEMSK(REG_MOD_BK00_44_L, BIT(14), BIT(14)); in MDrv_PNL_SetPanelType()
804 MOD_W2BYTEMSK(REG_MOD_BK00_44_L, 0, BIT(14)); in MDrv_PNL_SetPanelType()

12