| /OK3568_Linux_fs/kernel/include/dt-bindings/clock/ |
| H A D | s3c2443.h | 33 #define SCLK_I2S1 19 macro
|
| H A D | exynos7-clk.h | 117 #define SCLK_I2S1 25 macro
|
| H A D | rk3188-cru-common.h | 32 #define SCLK_I2S1 76 macro
|
| H A D | rk3128-cru.h | 29 #define SCLK_I2S1 81 macro
|
| H A D | rk3228-cru.h | 28 #define SCLK_I2S1 81 macro
|
| H A D | rv1108-cru.h | 26 #define SCLK_I2S1 76 macro
|
| H A D | rk3328-cru.h | 31 #define SCLK_I2S1 42 macro
|
| H A D | px30-cru.h | 22 #define SCLK_I2S1 20 macro
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/sound/ |
| H A D | rockchip,rk3228-codec.txt | 18 clocks = <&cru SCLK_I2S_OUT>, <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;
|
| /OK3568_Linux_fs/u-boot/include/dt-bindings/clock/ |
| H A D | exynos7420-clk.h | 120 #define SCLK_I2S1 25 macro
|
| H A D | rk3188-cru-common.h | 33 #define SCLK_I2S1 76 macro
|
| H A D | rk3128-cru.h | 29 #define SCLK_I2S1 81 macro
|
| H A D | rk3228-cru.h | 28 #define SCLK_I2S1 81 macro
|
| H A D | rv1108-cru.h | 26 #define SCLK_I2S1 76 macro
|
| H A D | px30-cru.h | 35 #define SCLK_I2S1 20 macro
|
| H A D | rk3328-cru.h | 31 #define SCLK_I2S1 42 macro
|
| /OK3568_Linux_fs/u-boot/drivers/clk/rockchip/ |
| H A D | clk_px30.c | 434 case SCLK_I2S1: in px30_i2s_get_clk()
465 case SCLK_I2S1: in px30_i2s_set_clk()
496 return px30_i2s_get_clk(priv, SCLK_I2S1); in px30_i2s1_mclk_get_clk()
508 px30_i2s_set_clk(priv, SCLK_I2S1, hz); in px30_i2s1_mclk_set_clk()
1333 case SCLK_I2S1: in px30_clk_get_rate()
1419 case SCLK_I2S1: in px30_clk_set_rate()
|
| /OK3568_Linux_fs/kernel/drivers/clk/samsung/ |
| H A D | clk-s3c2443.c | 294 GATE(SCLK_I2S1, "sclk_i2s1", "div_i2s1", SCLKCON, 5, 0, 0),
|
| /OK3568_Linux_fs/kernel/drivers/clk/rockchip/ |
| H A D | clk-rk3128.c | 369 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3228.c | 435 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| H A D | clk-rv1108.c | 522 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3188.c | 553 MUX(SCLK_I2S1, "sclk_i2s1", mux_sclk_i2s1_p, 0,
|
| H A D | clk-rk3328.c | 389 GATE(SCLK_I2S1, "clk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| /OK3568_Linux_fs/u-boot/arch/arm/dts/ |
| H A D | rk3066a.dtsi | 88 clocks = <&cru HCLK_I2S1>, <&cru SCLK_I2S1>;
|
| /OK3568_Linux_fs/kernel/arch/arm/boot/dts/ |
| H A D | rk3128x.dtsi | 272 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
731 clocks = <&cru SCLK_I2S_OUT>, <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;
|