| /optee_os/core/arch/arm/plat-rcar/ |
| H A D | main.c | 52 register_ddr(NSEC_DDR_0_BASE, NSEC_DDR_0_SIZE);
53 register_ddr(NSEC_DDR_1_BASE, NSEC_DDR_1_SIZE);
55 register_ddr(NSEC_DDR_2_BASE, NSEC_DDR_2_SIZE);
58 register_ddr(NSEC_DDR_3_BASE, NSEC_DDR_3_SIZE);
|
| /optee_os/core/arch/arm/plat-zynqmp/ |
| H A D | main.c | 72 register_ddr(DRAM0_BASE, 0x80000000);
73 register_ddr(DRAM1_BASE, CFG_DDR_SIZE - 0x80000000);
75 register_ddr(DRAM0_BASE, CFG_DDR_SIZE);
|
| /optee_os/core/arch/arm/plat-versal/ |
| H A D | main.c | 42 register_ddr(DRAM0_BASE, DRAM0_SIZE);
45 register_ddr(DRAM1_BASE, DRAM1_SIZE);
46 register_ddr(DRAM2_BASE, DRAM2_SIZE);
|
| /optee_os/core/arch/arm/plat-totalcompute/ |
| H A D | main.c | 25 register_ddr(DRAM0_BASE, DRAM0_SIZE);
26 register_ddr(DRAM1_BASE, DRAM1_SIZE);
|
| /optee_os/core/arch/arm/plat-qcom/ |
| H A D | main.c | 24 register_ddr(DRAM0_BASE, DRAM0_SIZE);
26 register_ddr(DRAM1_BASE, DRAM1_SIZE);
|
| /optee_os/core/arch/arm/plat-rockchip/ |
| H A D | main.c | 24 register_ddr(CFG_DRAM_BASE, CFG_DRAM_SIZE);
27 register_ddr(CFG_NSEC_DDR_1_BASE, CFG_NSEC_DDR_1_SIZE);
|
| /optee_os/core/arch/arm/plat-uniphier/ |
| H A D | main.c | 30 register_ddr(DRAM0_BASE, DRAM0_SIZE);
33 register_ddr(DRAM1_BASE, DRAM1_SIZE);
|
| /optee_os/core/arch/arm/plat-automotive_rd/ |
| H A D | main.c | 17 register_ddr(DRAM0_BASE, DRAM0_SIZE);
18 register_ddr(DRAM1_BASE, DRAM1_SIZE);
|
| /optee_os/core/arch/arm/plat-hikey/ |
| H A D | main.c | 36 register_ddr(DRAM0_BASE, DRAM0_SIZE_NSEC);
38 register_ddr(DRAM1_BASE, DRAM1_SIZE_NSEC);
41 register_ddr(DRAM2_BASE, DRAM2_SIZE_NSEC);
|
| /optee_os/core/arch/arm/plat-telechips/ |
| H A D | main.c | 21 register_ddr(DRAM0_BASE, DRAM0_SIZE);
23 register_ddr(DRAM1_BASE, DRAM1_SIZE);
|
| /optee_os/core/arch/arm/plat-imx/ |
| H A D | main.c | 94 register_ddr(CFG_DRAM_BASE, CFG_DDR_SIZE);
97 register_ddr(CFG_NSEC_DDR_1_BASE, CFG_NSEC_DDR_1_SIZE);
|
| /optee_os/core/arch/arm/plat-k3/ |
| H A D | main.c | 43 register_ddr(DRAM0_BASE, DRAM0_SIZE);
44 register_ddr(DRAM1_BASE, DRAM1_SIZE);
|
| /optee_os/core/arch/arm/plat-stm/ |
| H A D | main.c | 29 register_ddr(DRAM0_BASE, DRAM0_SIZE);
32 register_ddr(DRAM1_BASE, DRAM1_SIZE);
|
| /optee_os/core/arch/arm/plat-ls/ |
| H A D | main.c | 66 register_ddr(CFG_DRAM0_BASE, (CFG_TZDRAM_START - CFG_DRAM0_BASE));
68 register_ddr(CFG_DRAM1_BASE, CFG_DRAM1_SIZE);
|
| /optee_os/core/arch/arm/plat-aspeed/ |
| H A D | platform_ast2700.c | 18 register_ddr(CFG_DRAM_BASE, CFG_DRAM_SIZE);
|
| H A D | platform_ast2600.c | 59 register_ddr(CFG_DRAM_BASE, CFG_DRAM_SIZE);
|
| /optee_os/core/arch/arm/plat-corstone1000/ |
| H A D | main.c | 17 register_ddr(DRAM0_BASE, DRAM0_SIZE);
|
| /optee_os/core/arch/arm/plat-mediatek/ |
| H A D | main.c | 22 register_ddr(CFG_DRAM_BASE, CFG_DRAM_SIZE);
|
| /optee_os/core/arch/arm/plat-versal2/ |
| H A D | main.c | 32 register_ddr(DRAM0_BASE, DRAM0_SIZE);
|
| /optee_os/core/arch/riscv/plat-virt/ |
| H A D | main.c | 20 register_ddr(DRAM_BASE, DRAM_SIZE);
|
| /optee_os/core/arch/arm/plat-vexpress/ |
| H A D | main.c | 44 register_ddr(DRAM0_BASE, DRAM0_SIZE);
47 register_ddr(DRAM1_BASE, DRAM1_SIZE);
|
| /optee_os/core/arch/arm/plat-rzn1/ |
| H A D | main.c | 35 register_ddr(DRAM_BASE, DRAM_SIZE);
|
| /optee_os/core/arch/arm/plat-nuvoton/ |
| H A D | main.c | 44 register_ddr(DRAM0_BASE, DRAM0_SIZE);
|
| /optee_os/core/include/mm/ |
| H A D | core_mmu.h | 252 #define register_ddr(addr, size) \ macro
|
| /optee_os/core/arch/arm/plat-stm32mp1/ |
| H A D | main.c | 56 register_ddr(DDR_BASE, CFG_DRAM_SIZE);
|