Searched refs:SRDS_MAX_LANES (Results 1 – 25 of 26) sorted by relevance
12
11 static u8 serdes_cfg_tbl[][SRDS_MAX_LANES] = {35 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
68 for (i = 0; i < SRDS_MAX_LANES; i++) { in serdes_get_first_lane()90 for (lane = 0; lane < SRDS_MAX_LANES; lane++) { in serdes_init()
64 } lanes[SRDS_MAX_LANES] = {149 for (i = 0; i < SRDS_MAX_LANES; i++) { in __serdes_get_first_lane()204 for (lane = first; lane < SRDS_MAX_LANES; lane++) { in __serdes_get_lane_count()572 for (lane = 0; lane < SRDS_MAX_LANES; lane++) { in fsl_serdes_init()669 for (lane = 0; lane < SRDS_MAX_LANES; lane++) in fsl_serdes_init()687 for (lane = 0; lane < SRDS_MAX_LANES; lane++) { in fsl_serdes_init()
13 static u8 serdes_cfg_tbl[][SRDS_MAX_LANES] = {48 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
13 static u8 serdes_cfg_tbl[][SRDS_MAX_LANES] = {62 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
14 static u8 serdes_cfg_tbl[][SRDS_MAX_LANES] = {76 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
13 static u8 serdes_cfg_tbl[][SRDS_MAX_LANES] = {84 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
20 static u8 serdes_cfg_tbl[][SRDS_MAX_LANES] = {95 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
161 for (i = 0; i < SRDS_MAX_LANES; i++) { in serdes_get_first_lane()336 for (lane = 0; lane < SRDS_MAX_LANES; lane++) { in serdes_init()
16 u8 lanes[SRDS_MAX_LANES];223 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
13 static u8 serdes_cfg_tbl[][SRDS_MAX_LANES] = {129 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
15 u8 lanes[SRDS_MAX_LANES];280 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
90 for (lane = 0; lane < SRDS_MAX_LANES; lane++) { in check_erratum_a4580()
15 u8 lanes[SRDS_MAX_LANES];512 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
13 u8 lanes[SRDS_MAX_LANES];68 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
13 u8 lanes[SRDS_MAX_LANES];80 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
13 u8 lanes[SRDS_MAX_LANES];93 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
80 for (i = 0; i < SRDS_MAX_LANES; i++) { in serdes_get_first_lane()107 for (lane = 0; lane < SRDS_MAX_LANES; lane++) { in serdes_init()
12 u8 lanes[SRDS_MAX_LANES];118 for (i = 0; i < SRDS_MAX_LANES; i++) { in is_serdes_prtcl_valid()
68 for (i = 0; i < SRDS_MAX_LANES; i++) { in serdes_get_first_lane()119 for (lane = 0; lane < SRDS_MAX_LANES; lane++) { in serdes_init()
24 #define SRDS_MAX_LANES 8 macro
444 #define SRDS_MAX_LANES 4 macro
296 #define SRDS_MAX_LANES 4 macro
850 for (lane = 0; lane < SRDS_MAX_LANES; lane++) { in config_serdes1_refclks()