Home
last modified time | relevance | path

Searched +full:0 +full:xe0100000 (Results 1 – 22 of 22) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-s5pc1xx/include/mach/
H A Dcpu.h13 #define S5PC1XX_ADDR_BASE 0xE0000000
16 #define S5PC100_PRO_ID 0xE0000000
17 #define S5PC100_CLOCK_BASE 0xE0100000
18 #define S5PC100_GPIO_BASE 0xE0300000
19 #define S5PC100_VIC0_BASE 0xE4000000
20 #define S5PC100_VIC1_BASE 0xE4100000
21 #define S5PC100_VIC2_BASE 0xE4200000
22 #define S5PC100_DMC_BASE 0xE6000000
23 #define S5PC100_SROMC_BASE 0xE7000000
24 #define S5PC100_ONENAND_BASE 0xE7100000
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/crypto/
H A Damd-ccp.txt14 reg = <0 0xe0100000 0 0x10000>;
16 interrupts = <0 3 4>;
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/gpio/
H A Dwd,mbl-gpio.txt15 0 = active high
26 reg = <0xe0000000 0x1>;
34 reg = <0xe0100000 0x1>;
/OK3568_Linux_fs/u-boot/arch/nds32/include/asm/arch-ae3xx/
H A Dae3xx.h15 #define CONFIG_FTSMC020_BASE 0xe0400000
17 #define CONFIG_FTDMAC020_BASE 0xf0c00000
19 #define CONFIG_FTAPBBRG020S_01_BASE 0xf0000000
21 #define CONFIG_RESERVED_01_BASE 0xe0500000
23 #define CONFIG_RESERVED_02_BASE 0xf0800000
25 #define CONFIG_RESERVED_03_BASE 0xf0900000
27 #define CONFIG_FTMAC100_BASE 0xe0100000
29 #define CONFIG_RESERVED_04_BASE 0xf1000000
34 #define CONFIG_FTUART010_01_BASE 0xf0200000
36 #define CONFIG_FTUART010_02_BASE 0xf0300000
[all …]
/OK3568_Linux_fs/u-boot/arch/nds32/dts/
H A Dae3xx.dts14 …/* bootargs = "console=ttyS0,38400n8 earlyprintk=uart8250-32bit,0xf0300000 debug bootmem_debug mem…
15 bootargs = "console=ttyS0,38400n8 earlyprintk=uart8250-32bit,0xf0300000 debug loglevel=7";
20 memory@0 {
22 reg = <0x00000000 0x40000000>;
27 #size-cells = <0>;
28 cpu@0 {
30 reg = <0>;
44 reg = <0xf0300000 0x1000>;
54 reg = <0xf0400000 0x1000>;
61 reg = <0xe0100000 0x1000>;
[all …]
/OK3568_Linux_fs/kernel/arch/nds32/boot/dts/
H A Dae3xx.dts12 memory@0 {
14 reg = <0x00000000 0x40000000>;
19 #size-cells = <0>;
20 cpu@0 {
23 reg = <0>;
36 #clock-cells = <0>;
49 reg = <0xf0300000 0x1000>;
59 reg = <0xf0400000 0x1000>;
74 reg = <0xe0500000 0x1000>;
81 reg = <0xe0100000 0x1000>;
/OK3568_Linux_fs/kernel/arch/arm/mach-spear/include/mach/
H A Dspear.h21 #define SPEAR_ICM1_2_BASE UL(0xD0000000)
22 #define VA_SPEAR_ICM1_2_BASE IOMEM(0xFD000000)
23 #define SPEAR_ICM1_UART_BASE UL(0xD0000000)
25 #define SPEAR3XX_ICM1_SSP_BASE UL(0xD0100000)
28 #define SPEAR_ICM3_ML1_2_BASE UL(0xF0000000)
29 #define VA_SPEAR6XX_ML_CPU_BASE IOMEM(0xF0000000)
32 #define SPEAR_ICM3_SMI_CTRL_BASE UL(0xFC000000)
33 #define VA_SPEAR_ICM3_SMI_CTRL_BASE IOMEM(0xFC000000)
34 #define SPEAR_ICM3_DMA_BASE UL(0xFC400000)
35 #define SPEAR_ICM3_SYS_CTRL_BASE UL(0xFCA00000)
[all …]
/OK3568_Linux_fs/kernel/arch/powerpc/boot/dts/
H A Dmpc832x_rdb.dts26 #size-cells = <0>;
28 PowerPC,8323@0 {
30 reg = <0x0>;
31 d-cache-line-size = <0x20>; // 32 bytes
32 i-cache-line-size = <0x20>; // 32 bytes
35 timebase-frequency = <0>;
36 bus-frequency = <0>;
37 clock-frequency = <0>;
43 reg = <0x00000000 0x04000000>;
51 ranges = <0x0 0xe0000000 0x00100000>;
[all …]
H A Dmpc832x_mds.dts39 #size-cells = <0>;
41 PowerPC,8323@0 {
43 reg = <0x0>;
48 timebase-frequency = <0>;
49 bus-frequency = <0>;
50 clock-frequency = <0>;
56 reg = <0x00000000 0x08000000>;
61 reg = <0xf8000000 0x8000>;
69 ranges = <0x0 0xe0000000 0x00100000>;
70 reg = <0xe0000000 0x00000200>;
[all …]
H A Dmpc836x_mds.dts31 #size-cells = <0>;
33 PowerPC,8360@0 {
35 reg = <0x0>;
48 reg = <0x00000000 0x10000000>;
56 reg = <0xe0005000 0xd8>;
57 ranges = <0 0 0xfe000000 0x02000000
58 1 0 0xf8000000 0x00008000>;
60 flash@0,0 {
62 reg = <0 0 0x2000000>;
67 bcsr@1,0 {
[all …]
H A Dac14xx.dts25 PowerPC,5121@0 {
33 reg = <0x00000000 0x10000000>; /* 256MB at 0 */
41 ranges = <0x0 0x0 0xfc000000 0x04000000 /* CS0: NOR flash */
42 0x1 0x0 0xe0000000 0x00010000 /* CS1: FRAM */
43 0x2 0x0 0xe0100000 0x00080000 /* CS2: asi1 */
44 0x3 0x0 0xe0300000 0x00020000 /* CS3: comm */
45 0x5 0x0 0xe0400000 0x00010000 /* CS5: safety */
46 0x6 0x0 0xe0200000 0x00080000>; /* CS6: asi2 */
48 flash@0,0 {
50 reg = <0 0x00000000 0x04000000>;
[all …]
H A Dsequoia.dts22 dcr-parent = <&{/cpus/cpu@0}>;
35 #size-cells = <0>;
37 cpu@0 {
40 reg = <0x00000000>;
41 clock-frequency = <0>; /* Filled in by zImage */
42 timebase-frequency = <0>; /* Filled in by zImage */
54 reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by zImage */
60 cell-index = <0>;
61 dcr-reg = <0x0c0 0x009>;
62 #address-cells = <0>;
[all …]
/OK3568_Linux_fs/u-boot/board/samsung/goni/
H A Dlowlevel_init.S19 * r7 has S5PC100 GPIO base, 0xE0300000
20 * r8 has real GPIO base, 0xE0300000, 0xE0200000 at S5PC100, S5PC110 repectively
29 mov r5, #0
36 mov r1, #0x00010000
48 and r1, r1, #0x000D0000
49 cmp r1, #(0x1 << 19) @ DEEPIDLE_WAKEUP
54 addeq r0, r8, #0x280 @ S5PC100_GPIO_J4
55 addne r0, r8, #0x2C0 @ S5PC110_GPIO_J4
56 ldr r1, [r0, #0x0] @ GPIO_CON_OFFSET
57 bic r1, r1, #(0xf << 4) @ 1 * 4-bit
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/spi/
H A Dspi-pl022.yaml48 runtime power management system suspends the device. A setting of 0
76 "^[a-zA-Z][a-zA-Z0-9,+\\-._]{0,63}@[0-9a-f]+$":
85 - 0 # SPI
93 - 0 # interrupt mode
101 minimum: 0
107 minimum: 0
113 minimum: 0x03
114 maximum: 0x1f
119 enum: [0, 1]
124 enum: [0, 1]
[all …]
/OK3568_Linux_fs/u-boot/board/samsung/smdkc100/
H A Dlowlevel_init.S24 mov r5, #0
29 ldr r0, =S5PC100_WATCHDOG_BASE @0xEA200000
30 orr r0, r0, #0x0
35 ldr r1, =0x9
39 ldr r0, =S5PC100_VIC0_BASE @0xE4000000
40 ldr r1, =S5PC100_VIC1_BASE @0xE4000000
41 ldr r2, =S5PC100_VIC2_BASE @0xE4000000
44 mvn r3, #0x0
45 str r3, [r0, #0x14] @INTENCLEAR
46 str r3, [r1, #0x14] @INTENCLEAR
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/amd/
H A Damd-seattle-soc.dtsi20 reg = <0x0 0xe1110000 0 0x1000>,
21 <0x0 0xe112f000 0 0x2000>,
22 <0x0 0xe1140000 0 0x2000>,
23 <0x0 0xe1160000 0 0x2000>;
24 interrupts = <1 9 0xf04>;
25 ranges = <0 0 0 0xe1100000 0 0x100000>;
29 reg = <0x0 0x00080000 0 0x1000>;
35 interrupts = <1 13 0xff04>,
36 <1 14 0xff04>,
37 <1 11 0xff04>,
[all …]
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dspear13xx.dtsi15 #size-cells = <0>;
17 cpu@0 {
20 reg = <0>;
36 reg = < 0xec801000 0x1000 >,
37 < 0xec800100 0x0100 >;
42 interrupts = <0 6 0x04
43 0 7 0x04>;
48 reg = <0xed000000 0x1000>;
56 reg = <0 0x40000000>;
79 ranges = <0x50000000 0x50000000 0x10000000
[all …]
H A Dzynq-7000.dtsi13 #size-cells = <0>;
15 cpu0: cpu@0 {
18 reg = <0>;
47 interrupts = <0 5 4>, <0 6 4>;
49 reg = <0xf8891000 0x1000>,
50 <0xf8893000 0x1000>;
69 #size-cells = <0>;
72 port@0 {
73 reg = <0>;
104 reg = <0xf8007100 0x20>;
[all …]
H A Ds5pv210.dtsi46 #size-cells = <0>;
48 cpu@0 {
51 reg = <0>;
55 xxti: oscillator-0 {
57 clock-frequency = <0>;
59 #clock-cells = <0>;
64 clock-frequency = <0>;
66 #clock-cells = <0>;
77 reg = <0xb0600000 0x2000>,
78 <0xb0000000 0x20000>,
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mmc/
H A Darasan,sdhci.yaml129 enum: [0, 1]
150 enum: [0, 2]
151 default: 0
172 reg = <0xe0100000 0x1000>;
176 interrupts = <0 24 4>;
182 reg = <0xe2800000 0x1000>;
186 interrupts = <0 24 4>;
197 reg = <0xfe330000 0x10000>;
207 #clock-cells = <0>;
214 interrupts = <0 48 4>;
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Dzynq-7000.dtsi17 #size-cells = <0>;
19 cpu0: cpu@0 {
22 reg = <0>;
51 interrupts = <0 5 4>, <0 6 4>;
53 reg = < 0xf8891000 0x1000 0xf8893000 0x1000 >;
75 reg = <0xf8007100 0x20>;
76 interrupts = <0 7 4>;
86 reg = <0xe0008000 0x1000>;
87 interrupts = <0 28 4>;
89 tx-fifo-depth = <0x40>;
[all …]
/OK3568_Linux_fs/u-boot/include/configs/
H A Deb_cpu5282.h21 #define CONFIG_SYS_UART_PORT (0)
37 #define STATUS_LED_ACTIVE 0
44 #define CONFIG_ENV_ADDR 0xFF040000
45 #define CONFIG_ENV_SECT_SIZE 0x00020000
67 #define CONFIG_SYS_LOAD_ADDR 0x20000
69 #define CONFIG_SYS_MEMTEST_START 0x100000
70 #define CONFIG_SYS_MEMTEST_END 0x400000
81 #define CONFIG_SYS_MFD 0x02 /* PLL Multiplication Factor Devider */
82 #define CONFIG_SYS_RFD 0x00 /* PLL Reduce Frecuency Devider */
95 #define CONFIG_SYS_FEC0_PINMUX 0
[all …]