Home
last modified time | relevance | path

Searched refs:PCLK_DDR (Results 1 – 24 of 24) sorted by relevance

/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3399-vop-clk-set.dtsi97 <&cru ACLK_VCODEC>, <&cru PCLK_DDR>,
H A Drk3399-gru-scarlet.dtsi330 <&cru PCLK_DDR>,
H A Drk3399-gru.dtsi357 <&cru PCLK_DDR>;
H A Drk3399.dtsi1541 <&cru PCLK_DDR>;
/OK3568_Linux_fs/u-boot/include/dt-bindings/clock/
H A Drk3308-cru.h176 #define PCLK_DDR 191 macro
H A Dpx30-cru.h151 #define PCLK_DDR 321 macro
H A Drk3328-cru.h160 #define PCLK_DDR 229 macro
H A Drk1808-cru.h172 #define PCLK_DDR 250 macro
H A Drk3562-cru.h104 #define PCLK_DDR 92 macro
H A Drk3399-cru.h272 #define PCLK_DDR 376 macro
/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Drk3328-cru.h160 #define PCLK_DDR 229 macro
H A Dpx30-cru.h146 #define PCLK_DDR 321 macro
H A Drk3308-cru.h170 #define PCLK_DDR 191 macro
H A Drk1808-cru.h172 #define PCLK_DDR 250 macro
H A Drk3562-cru.h104 #define PCLK_DDR 92 macro
H A Drk3399-cru.h283 #define PCLK_DDR 376 macro
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3328.c332 COMPOSITE(PCLK_DDR, "pclk_ddr", mux_2plls_hdmiphy_p, CLK_IS_CRITICAL,
H A Dclk-rk3308.c325 GATE(PCLK_DDR, "pclk_ddr", "pclk_bus", CLK_IGNORE_UNUSED,
H A Dclk-px30.c353 COMPOSITE_NOMUX(PCLK_DDR, "pclk_ddr", "gpll", CLK_IGNORE_UNUSED,
H A Dclk-rk3562.c413 COMPOSITE_NOMUX(PCLK_DDR, "pclk_ddr", "clk_gpll_mux_to_ddr", CLK_IS_CRITICAL,
H A Dclk-rk1808.c426 COMPOSITE_NOMUX(PCLK_DDR, "pclk_ddr", "gpll", CLK_IS_CRITICAL,
H A Dclk-rk3399.c750 COMPOSITE(PCLK_DDR, "pclk_ddr", mux_pll_src_cpll_gpll_p, CLK_IS_CRITICAL,
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3328.c969 case PCLK_DDR: in rk3328_clk_set_rate()
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drk3328.dtsi402 <&cru SCLK_EFUSE>, <&cru PCLK_DDR>,