| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/phy/ |
| H A D | phy-rockchip-inno-usb2.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/phy-rockchip-inno-usb2.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Heiko Stuebner <heiko@sntech.de> 15 - rockchip,px30-usb2phy 16 - rockchip,rk1808-usb2phy 17 - rockchip,rk3128-usb2phy 18 - rockchip,rk3228-usb2phy 19 - rockchip,rk3308-usb2phy [all …]
|
| H A D | phy-rockchip-naneng-usb2.txt | 4 - compatible : should be one of the listed compatibles: 5 * "rockchip,rv1126-usb2phy" 6 - reg : the address offset of grf for usb-phy configuration. 7 - rockchip,grf : phandle to the syscon managing the "general register files" 8 - clocks : phandle + phy specifier pair, for the input clocks of phy. 9 - clock-names : input clocks name of phy. 10 - resets : phandle + reset specifier pairs. 11 - reset-names : reset names of phy. 12 - #clock-cells : should be 0. 13 - clock-output-names : specify the 480m output clock name. [all …]
|
| /OK3568_Linux_fs/kernel/drivers/phy/rockchip/ |
| H A D | phy-rockchip-usb.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2014 Yunzhi Li <lyz@rock-chips.com> 10 #include <linux/clk-provider.h> 12 #include <linux/extcon-provider.h> 164 dev_err(dev, "Fail to get otg phy.\n"); in otg_mode_show() 165 return -EINVAL; in otg_mode_show() 168 switch (rk_phy->mode) { in otg_mode_show() 174 return sprintf(buf, "otg\n"); in otg_mode_show() 181 return -EINVAL; in otg_mode_show() 193 dev_err(dev, "Fail to get otg phy.\n"); in otg_mode_store() [all …]
|
| H A D | phy-rockchip-inno-usb2.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 #include <linux/clk-provider.h> 11 #include <linux/extcon-provider.h> 32 #include <linux/usb/otg.h> 60 * enum usb_chg_state - Different states involved in USB charger detection. 100 * struct rockchip_chg_det_reg - usb charger detect registers 126 * struct rockchip_usb2phy_port_cfg - usb-phy port configuration. 139 * @bypass_otg: bypass otg module. 160 * @utmi_bvalid: utmi vbus bvalid status register. 161 * @utmi_iddig: otg port id pin status register. [all …]
|
| H A D | phy-rockchip-naneng-usb2.c | 1 // SPDX-License-Identifier: GPL-2.0+ 9 #include <linux/clk-provider.h> 11 #include <linux/extcon-provider.h> 31 #include <linux/usb/otg.h> 85 * @bypass_otgsuspendm: otg-suspendm bypass control register. 113 * @utmi_bvalid: utmi vbus bvalid status register. 114 * @utmi_iddig: otg port id pin status register. 151 * @reg: the address offset of grf for usb-phy config. 178 * @port_id: flag for otg port or host port. 180 * @prev_iddig: previous otg port id pin status. [all …]
|
| /OK3568_Linux_fs/u-boot/arch/arm/dts/ |
| H A D | rk3036.dtsi | 2 * SPDX-License-Identifier: GPL-2.0+ 5 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/interrupt-controller/irq.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/pinctrl/rockchip.h> 9 #include <dt-bindings/clock/rk3036-cru.h> 15 interrupt-parent = <&gic>; 34 arm-pmu { 35 compatible = "arm,cortex-a7-pmu"; 38 interrupt-affinity = <&cpu0>, <&cpu1>; [all …]
|
| H A D | .rk3036-sdk.dtb.dts.tmp | |
| H A D | rk322x.dtsi | 4 * SPDX-License-Identifier: GPL-2.0+ 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/clock/rk3228-cru.h> 12 #include <dt-bindings/thermal/thermal.h> 15 #address-cells = <1>; 16 #size-cells = <1>; 18 interrupt-parent = <&gic>; [all …]
|
| H A D | rk3399.dtsi | 2 * Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd. 4 * SPDX-License-Identifier: GPL-2.0+ 7 #include <dt-bindings/clock/rk3399-cru.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/pinctrl/rockchip.h> 12 #include <dt-bindings/power/rk3399-power.h> 13 #include <dt-bindings/thermal/thermal.h> 19 interrupt-parent = <&gic>; [all …]
|
| H A D | .rk3126-evb.dtb.dts.tmp | |
| H A D | rk3308.dtsi | 4 * SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/clock/rk3308-cru.h> 16 interrupt-parent = <&gic>; 17 #address-cells = <2>; 18 #size-cells = <2>; 34 #address-cells = <2>; [all …]
|
| H A D | rk3128.dtsi | 4 * SPDX-License-Identifier: GPL-2.0+ 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/clock/rk3128-cru.h> 12 #include <dt-bindings/media/rockchip_mipi_dsi.h> 18 interrupt-parent = <&gic>; 19 #address-cells = <1>; 20 #size-cells = <1>; [all …]
|
| H A D | rk3368.dtsi | 4 * This file is dual-licensed: you can use it either under the terms 43 #include <dt-bindings/clock/rk3368-cru.h> 44 #include <dt-bindings/gpio/gpio.h> 45 #include <dt-bindings/interrupt-controller/irq.h> 46 #include <dt-bindings/interrupt-controller/arm-gic.h> 47 #include <dt-bindings/pinctrl/rockchip.h> 48 #include <dt-bindings/thermal/thermal.h> 49 #include <dt-bindings/memory/rk3368-dmc.h> 53 interrupt-parent = <&gic>; 54 #address-cells = <2>; [all …]
|
| H A D | .rk3128-evb.dtb.dts.tmp | |
| H A D | .rk3368-lion.dtb.dts.tmp | |
| H A D | .rk3368-sheep.dtb.dts.tmp | |
| H A D | .rk3368-geekbox.dtb.dts.tmp | |
| H A D | rv1106.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 5 #include <dt-bindings/clock/rv1106-cru.h> 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/interrupt-controller/irq.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/pinctrl/rockchip.h> 10 #include <dt-bindings/soc/rockchip,boot-mode.h> 11 #include <dt-bindings/soc/rockchip-system-status.h> 12 #include <dt-bindings/thermal/thermal.h> 15 #address-cells = <1>; [all …]
|
| /OK3568_Linux_fs/u-boot/drivers/usb/host/ |
| H A D | dwc3-sti-glue.c | 4 * Copyright (C) 2017, STMicroelectronics - All Rights Reserved 7 * SPDX-License-Identifier: GPL-2.0+ 16 #include <reset-uclass.h> 21 #include <linux/usb/otg.h> 22 #include <dwc3-sti-glue.h> 27 * struct sti_dwc3_glue_platdata - dwc3 STi glue driver private structure 48 val = readl(plat->syscfg_base + plat->syscfg_offset); in sti_dwc3_glue_drd_init() 52 switch (plat->mode) { in sti_dwc3_glue_drd_init() 72 pr_err("Unsupported mode of operation %d\n", plat->mode); in sti_dwc3_glue_drd_init() 73 return -EINVAL; in sti_dwc3_glue_drd_init() [all …]
|
| /OK3568_Linux_fs/kernel/drivers/usb/dwc3/ |
| H A D | dwc3-st.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * dwc3-st.c Support for dwc3 platform devices on ST Microelectronics platforms 14 * Inspired by dwc3-omap.c and dwc3-exynos.c. 78 * struct st_dwc3 - dwc3-st driver private structure 113 * OTG and dual role are not yet supported! 120 err = regmap_read(dwc3_data->regmap, dwc3_data->syscfg_reg_off, &val); in st_dwc3_drd_init() 126 switch (dwc3_data->dr_mode) { in st_dwc3_drd_init() 161 dev_err(dwc3_data->dev, "Unsupported mode of operation %d\n", in st_dwc3_drd_init() 162 dwc3_data->dr_mode); in st_dwc3_drd_init() 163 return -EINVAL; in st_dwc3_drd_init() [all …]
|
| /OK3568_Linux_fs/u-boot/drivers/phy/ |
| H A D | phy-rockchip-naneng-usb2.c | 1 // SPDX-License-Identifier: GPL-2.0+ 11 #include <generic-phy.h> 15 #include <reset-uclass.h> 27 POWER_SUPPLY_TYPE_USB_FLOATING, /* DCP without shorting D+/D- */ 60 * @bypass_otgsuspendm: otg-suspendm bypass control register. 85 * @utmi_bvalid: utmi vbus bvalid status register. 86 * @utmi_iddig: otg port id pin status register. 121 * @reg: the address offset of grf for usb-phy config. 158 tmp = en ? reg->enable : reg->disable; in property_enable() 159 mask = GENMASK(reg->bitend, reg->bitstart); in property_enable() [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3399pro-npu.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 #include <dt-bindings/clock/rk1808-cru.h> 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/interrupt-controller/irq.h> 7 #include <dt-bindings/pinctrl/rockchip.h> 8 #include <dt-bindings/power/rk1808-power.h> 9 #include <dt-bindings/phy/phy.h> 10 #include <dt-bindings/thermal/thermal.h> 13 compatible = "rockchip,rk3399pro-npu"; 15 interrupt-parent = <&gic>; [all …]
|
| H A D | rk3399.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rk3399-cru.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3399-power.h> 12 #include <dt-bindings/soc/rockchip,boot-mode.h> 13 #include <dt-bindings/soc/rockchip-system-status.h> 14 #include <dt-bindings/suspend/rockchip-rk3399.h> [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm/boot/dts/ |
| H A D | rk3036.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/interrupt-controller/irq.h> 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/pinctrl/rockchip.h> 7 #include <dt-bindings/clock/rk3036-cru.h> 8 #include <dt-bindings/power/rk3036-power.h> 9 #include <dt-bindings/soc/rockchip,boot-mode.h> 12 #address-cells = <1>; 13 #size-cells = <1>; [all …]
|
| H A D | rk322x.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/interrupt-controller/irq.h> 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/pinctrl/rockchip.h> 7 #include <dt-bindings/clock/rk3228-cru.h> 8 #include <dt-bindings/thermal/thermal.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 14 interrupt-parent = <&gic>; [all …]
|