| 63d21598 | 02-Mar-2021 |
Nicolas Le Bayon <nicolas.le.bayon@foss.st.com> |
refactor(st-ddr): move basic tests in a dedicated file
These basic tests are generic and should be used independently of the driver, depending on the plaftorm characteristics.
Change-Id: I38161b659
refactor(st-ddr): move basic tests in a dedicated file
These basic tests are generic and should be used independently of the driver, depending on the plaftorm characteristics.
Change-Id: I38161b659ef2a23fd30a56e1c9b1bd98461a2fe4 Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@foss.st.com>
show more ...
|
| 06e55dc8 | 18-May-2021 |
Nicolas Le Bayon <nicolas.le.bayon@st.com> |
refactor(st-ddr): reorganize generic and specific elements
stm32mp_ddrctl structure contains DDRCTRL registers definitions. stm32mp_ddr_info contains general DDR information extracted from DT. stm32
refactor(st-ddr): reorganize generic and specific elements
stm32mp_ddrctl structure contains DDRCTRL registers definitions. stm32mp_ddr_info contains general DDR information extracted from DT. stm32mp_ddr_size moves to the generic side. stm32mp1_ddr_priv contains platform private data.
stm32mp_ddr_dt_get_info() and stm32mp_ddr_dt_get_param() allow to retrieve data from DT. They are located in new generic c/h files in which stm32mp_ddr_param structure is declared. Platform makefile is updated.
Adapt driver with this new classification.
Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com> Change-Id: I4187376c9fff1a30e7a94407d188391547107997
show more ...
|
| 88f4fb8f | 17-Sep-2020 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): allow configuration of DDR AXI ports number
A new flag STM32MP_DDR_DUAL_AXI_PORT is added, and enabled by default. It will allow choosing single or dual AXI ports for DDR.
Change-Id
feat(stm32mp1): allow configuration of DDR AXI ports number
A new flag STM32MP_DDR_DUAL_AXI_PORT is added, and enabled by default. It will allow choosing single or dual AXI ports for DDR.
Change-Id: I48826a66a6f4d18df87e081c0960af89ddda1b9d Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 9b75d947 | 04-Jan-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "st_fixes" into integration
* changes: fix(stm32mp1): do not reopen debug features refactor(stm32mp1): improve DGBMCU driver fix(stm32mp1): set reset pulse duration to
Merge changes from topic "st_fixes" into integration
* changes: fix(stm32mp1): do not reopen debug features refactor(stm32mp1): improve DGBMCU driver fix(stm32mp1): set reset pulse duration to 31ms
show more ...
|
| 21cfa453 | 15-Sep-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
fix(stm32mp1): do not reopen debug features
On closed chips, it is not allowed to open debug. The BSEC debug register can not be rewritten. On open chips, the debug is already open, no need to rewri
fix(stm32mp1): do not reopen debug features
On closed chips, it is not allowed to open debug. The BSEC debug register can not be rewritten. On open chips, the debug is already open, no need to rewrite this register. This part of code is just removed. An INFO message is displayed if debug is disabled. The freeze of the watchdog during debug is also removed. In case of debug, this must be managed by the software that enables the debugger.
Change-Id: I19fbd3c487bb1018db30fd599cfa94fe5090899f Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| a24d5947 | 19-Sep-2019 |
Nicolas Le Bayon <nicolas.le.bayon@st.com> |
refactor(stm32mp1): improve DGBMCU driver
Add function headers to improve readability. Add asserts when required. Use RCC_BASE address.
Change-Id: Ia545293f00167b6276331a986ea7aa08c006e004 Signed-o
refactor(stm32mp1): improve DGBMCU driver
Add function headers to improve readability. Add asserts when required. Use RCC_BASE address.
Change-Id: Ia545293f00167b6276331a986ea7aa08c006e004 Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com>
show more ...
|
| 9a73a56c | 27-Apr-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
fix(stm32mp1): set reset pulse duration to 31ms
According to ST Application note AN5256 [1], the minimum reset pulse duration should be set to 31ms on boards powered with discrete regulators.
[1] h
fix(stm32mp1): set reset pulse duration to 31ms
According to ST Application note AN5256 [1], the minimum reset pulse duration should be set to 31ms on boards powered with discrete regulators.
[1] https://www.st.com/resource/en/application_note/dm00561921.pdf
Change-Id: Ib6ed029ee8a4b95f75a80948fdd2154b4ebe484f Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| 93b153b5 | 23-Dec-2021 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "st_regulator" into integration
* changes: feat(st-sdmmc2): manage cards power cycle feat(stm32mp1): register fixed regulator feat(st-drivers): introduce fixed regulat
Merge changes from topic "st_regulator" into integration
* changes: feat(st-sdmmc2): manage cards power cycle feat(stm32mp1): register fixed regulator feat(st-drivers): introduce fixed regulator driver refactor(st): update CPU and VDD voltage get refactor(stm32mp1-fdts): update regulator description refactor(st-pmic): use regulator framework for DDR init feat(st-pmic): register the PMIC to regulator framework refactor(st-pmic): split initialize_pmic() feat(stm32mp1): add regulator framework compilation feat(regulator): add a regulator framework feat(stpmic1): add new services feat(stpmic1): add USB OTG regulators refactor(st-pmic): improve driver usage refactor(stpmic1): set stpmic1_is_regulator_enabled() as boolean refactor(stm32mp1): re-order drivers init
show more ...
|
| 967a8e63 | 29-Jan-2021 |
Pascal Paillet <p.paillet@st.com> |
feat(stm32mp1): register fixed regulator
Register fixed regulator in BL2.
Change-Id: I24292f549b2cd24fb717fbb68eb95af7aa68e3b9 Signed-off-by: Pascal Paillet <p.paillet@st.com> Signed-off-by: Yann G
feat(stm32mp1): register fixed regulator
Register fixed regulator in BL2.
Change-Id: I24292f549b2cd24fb717fbb68eb95af7aa68e3b9 Signed-off-by: Pascal Paillet <p.paillet@st.com> Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| c39c658e | 17-Sep-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
refactor(st): update CPU and VDD voltage get
Use regulator framework to get CPU and VDD power supplies.
Change-Id: Ice745fb21ff10e71ef811e747165499c2e19253e Signed-off-by: Pascal Paillet <p.paillet
refactor(st): update CPU and VDD voltage get
Use regulator framework to get CPU and VDD power supplies.
Change-Id: Ice745fb21ff10e71ef811e747165499c2e19253e Signed-off-by: Pascal Paillet <p.paillet@st.com> Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| ae7792e0 | 18-Nov-2019 |
Nicolas Le Bayon <nicolas.le.bayon@st.com> |
refactor(st-pmic): split initialize_pmic()
print_pmic_info_and_debug() prints the PMIC version ID and displays regulator information if debug is enabled. It is under DEBUG flag and called after init
refactor(st-pmic): split initialize_pmic()
print_pmic_info_and_debug() prints the PMIC version ID and displays regulator information if debug is enabled. It is under DEBUG flag and called after initialize_pmic() in BL2.
Change-Id: Ib81a625740b7ec6abb49cfca05e44c69efaa4718 Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com>
show more ...
|
| bba9fdee | 15-Dec-2021 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): add regulator framework compilation
Add required macro PLAT_NB_RDEVS in platform code, and update platform.mk to compile regulator framework.
Change-Id: I9dc7a0a4c4f5a23d9bedda368d4
feat(stm32mp1): add regulator framework compilation
Add required macro PLAT_NB_RDEVS in platform code, and update platform.mk to compile regulator framework.
Change-Id: I9dc7a0a4c4f5a23d9bedda368d407612c9cd21cd Signed-off-by: Pascal Paillet <p.paillet@st.com> Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| 0c16e7d2 | 17-Sep-2020 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): re-order drivers init
SYSCFG can be initialized later, after console is up, to display the warnings or messages it could issue. PMIC should be initialized earlier, before SYSCFG
refactor(stm32mp1): re-order drivers init
SYSCFG can be initialized later, after console is up, to display the warnings or messages it could issue. PMIC should be initialized earlier, before SYSCFG init.
Change-Id: Icc3a1366083a1b1fde7f0e173645449b4c04c49b Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 33667d29 | 30-Aug-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
feat(st): use newly introduced clock framework
Replace calls to stm32mp_clk_enable() / stm32mp_clk_disable() / stm32mp_clk_get_rate() with clk_enable() / clk_disable() / clk_get_rate().
Change-Id:
feat(st): use newly introduced clock framework
Replace calls to stm32mp_clk_enable() / stm32mp_clk_disable() / stm32mp_clk_get_rate() with clk_enable() / clk_disable() / clk_get_rate().
Change-Id: I15d2ce57b9499211fa522a1b53eeee9cf584c111 Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com>
show more ...
|
| 847c6bc8 | 13-Oct-2020 |
Gabriel Fernandez <gabriel.fernandez@st.com> |
feat(clk): add a minimal clock framework
This is mainly a clock interface with clk_ops callbacks. Those callbacks are: enable, disable, get_rate, set_parent, and is_enabled. This framework is compil
feat(clk): add a minimal clock framework
This is mainly a clock interface with clk_ops callbacks. Those callbacks are: enable, disable, get_rate, set_parent, and is_enabled. This framework is compiled for STM32MP1.
Change-Id: I5119a2aeaf103ceaae7a60d9e423caf0c148d794 Signed-off-by: Ludovic Barre <ludovic.barre@st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com>
show more ...
|
| ff7675eb | 17-Dec-2021 |
Yann Gautier <yann.gautier@st.com> |
fix(stm32mp1): correct include order
Warnings about header files include order were triggered by CI. Correct the include order to mathc CI requirements.
Change-Id: Iaca959add924e0e1fa2e56fab2348f0e
fix(stm32mp1): correct include order
Warnings about header files include order were triggered by CI. Correct the include order to mathc CI requirements.
Change-Id: Iaca959add924e0e1fa2e56fab2348f0ee36e5fa7 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 7468be12 | 14-Dec-2021 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "fconf_get_index" into integration
* changes: feat(stm32mp1): skip TOS_FW_CONFIG if not in FIP feat(fconf): add a helper to get image index |
| acf28c26 | 18-Oct-2021 |
Yann Gautier <yann.gautier@st.com> |
feat(st): protect UART during platform init
Protect the UART instance used for serial boot with UART used for console.
Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> Change-Id: Ieee1557b
feat(st): protect UART during platform init
Protect the UART instance used for serial boot with UART used for console.
Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> Change-Id: Ieee1557b34e7baa81594c3fbf0513191737027bf
show more ...
|
| aafff043 | 18-Oct-2021 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): update console management for SP_min
Use stm32mp_uart_console_setup() in SP_min setup. Adapt the function stm32mp_uart_console_setup() for BL32 (no reset, add CONSOLE_FLAG_RUNTIME un
feat(stm32mp1): update console management for SP_min
Use stm32mp_uart_console_setup() in SP_min setup. Adapt the function stm32mp_uart_console_setup() for BL32 (no reset, add CONSOLE_FLAG_RUNTIME under DEBUG.
Change-Id: Ib2d35c8d285dafb680aa218872ad679cbf43d0ed Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 86240942 | 18-Oct-2021 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): improve console management in BL2
Use newly created function stm32mp_uart_console_setup(). And remove now useless code.
Change-Id: Ib8d0319d3f4f54309848bc225b58608cea73bad9 Sign
refactor(stm32mp1): improve console management in BL2
Use newly created function stm32mp_uart_console_setup(). And remove now useless code.
Change-Id: Ib8d0319d3f4f54309848bc225b58608cea73bad9 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 53612f72 | 18-Oct-2021 |
Yann Gautier <yann.gautier@st.com> |
feat(plat/st): add a function to configure console
To ease console configuration, a dedicated function is created: stm32mp_uart_console_setup(). The code will also be common for the different BLs.
feat(plat/st): add a function to configure console
To ease console configuration, a dedicated function is created: stm32mp_uart_console_setup(). The code will also be common for the different BLs.
Change-Id: Idf3cad756f125ca2313cf30b1311637a9df8f27f Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| a6bfa75c | 16-Dec-2020 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): add stm32_get_boot_interface function
Add function stm32_get_boot_interface to get the current boot interface from information saved in the TAMP register.
Change-Id: I23af43c68eeaeb
feat(stm32mp1): add stm32_get_boot_interface function
Add function stm32_get_boot_interface to get the current boot interface from information saved in the TAMP register.
Change-Id: I23af43c68eeaebe4c45920a57d739117aea3fbb1 Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| 4dc77a35 | 10-Dec-2021 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): move stm32_save_boot_interface()
The function stm32_save_boot_interface()is moved to stm32mp1_private.c file. The files stm32mp1_context.{c,h} are removed. As return is always 0,
refactor(stm32mp1): move stm32_save_boot_interface()
The function stm32_save_boot_interface()is moved to stm32mp1_private.c file. The files stm32mp1_context.{c,h} are removed. As return is always 0, change the function to return void. Call it earlier, to be able to use it when configuring console.
Change-Id: I8986e1257dc8e8708eab044a51ea1f2426b16597 Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| d7176f03 | 04-Jun-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
fix(stm32mp1): deconfigure UART RX pins
Those pins are configured by ROM code, for serial boot use cases. Their configs are reset if the boot is done on UART, but not on USB. This should then be don
fix(stm32mp1): deconfigure UART RX pins
Those pins are configured by ROM code, for serial boot use cases. Their configs are reset if the boot is done on UART, but not on USB. This should then be done in TF-A. This has to be done after clock init, and before console is configured.
Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: I29a9694e25fcf1665360dd71f73937f769c43b52
show more ...
|
| 737ad29b | 11-Jun-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
feat(stm32_gpio): add a function to reset a pin
Add set_gpio_reset_cfg() to set a pin in its reset configuration: analog, no-pull, speed low, and its secure configuration, thanks to stm32_gpio_is_se
feat(stm32_gpio): add a function to reset a pin
Add set_gpio_reset_cfg() to set a pin in its reset configuration: analog, no-pull, speed low, and its secure configuration, thanks to stm32_gpio_is_secure_at_reset().
Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: I7b73c3636859f97fcc57f81cf68b42efc727922e
show more ...
|