Home
last modified time | relevance | path

Searched +full:usb3 +full:- +full:phy0 (Results 1 – 25 of 31) sorted by relevance

12

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/usb/
H A Damlogic,meson-g12a-usb-ctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/usb/amlogic,meson-g12a-usb-ctrl.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - Neil Armstrong <narmstrong@baylibre.com>
14 The Amlogic G12A embeds a DWC3 USB IP Core configured for USB2 and USB3
15 in host-only mode, and a DWC2 IP Core configured for USB2 peripheral mode
18 A glue connects the DWC3 core to USB2 PHYs and optionally to an USB3 PHY.
20 One of the USB2 PHYs can be re-routed in peripheral mode to a DWC2 USB IP.
26 host-only mode.
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/amlogic/
H A Dmeson-g12b-s922x-khadas-vim3.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include "meson-g12b-s922x.dtsi"
11 #include "meson-khadas-vim3.dtsi"
12 #include "meson-g12b-khadas-vim3.dtsi"
19 * The VIM3 on-board MCU can mux the PCIe/USB3.0 shared differential
21 * an USB3.0 Type A connector and a M.2 Key M slot.
23 * the USB3.0 controller and the PCIe Controller, thus only
25 * If the MCU is configured to mux the PCIe/USB3.0 differential lines
27 * USB3.0 from the USB Complex and enable the PCIe controller.
[all …]
H A Dmeson-g12b-a311d-khadas-vim3.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include "meson-g12b-a311d.dtsi"
11 #include "meson-khadas-vim3.dtsi"
12 #include "meson-g12b-khadas-vim3.dtsi"
19 * The VIM3 on-board MCU can mux the PCIe/USB3.0 shared differential
21 * an USB3.0 Type A connector and a M.2 Key M slot.
23 * the USB3.0 controller and the PCIe Controller, thus only
25 * If the MCU is configured to mux the PCIe/USB3.0 differential lines
27 * USB3.0 from the USB Complex and enable the PCIe controller.
[all …]
H A Dmeson-sm1-khadas-vim3l.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include "meson-sm1.dtsi"
10 #include "meson-khadas-vim3.dtsi"
11 #include <dt-bindings/sound/meson-g12a-tohdmitx.h>
17 vddcpu: regulator-vddcpu {
21 compatible = "pwm-regulator";
23 regulator-name = "VDDCPU";
24 regulator-min-microvolt = <690000>;
25 regulator-max-microvolt = <1050000>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/marvell/
H A Darmada-3720-db.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
4 * (DB-88F3720-DDR3)
7 * Gregory CLEMENT <gregory.clement@free-electrons.com>
14 /dts-v1/;
16 #include <dt-bindings/gpio/gpio.h>
17 #include "armada-372x.dtsi"
20 model = "Marvell Armada 3720 Development Board DB-88F3720-DDR3";
21 compatible = "marvell,armada-3720-db", "marvell,armada3720", "marvell,armada3710";
24 stdout-path = "serial0:115200n8";
32 exp_usb3_vbus: usb3-vbus {
[all …]
H A Darmada-7040-db.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 #include <dt-bindings/gpio/gpio.h>
9 #include "armada-7040.dtsi"
13 compatible = "marvell,armada7040-db", "marvell,armada7040",
14 "marvell,armada-ap806-quad", "marvell,armada-ap806";
17 stdout-path = "serial0:115200n8";
31 cp0_exp_usb3_0_current_regulator: gpio-regulator {
32 compatible = "regulator-gpio";
33 regulator-name = "cp0-usb3-0-current-regulator";
34 regulator-type = "current";
[all …]
H A Darmada-8040-db.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 #include <dt-bindings/gpio/gpio.h>
9 #include "armada-8040.dtsi"
13 compatible = "marvell,armada8040-db", "marvell,armada8040",
14 "marvell,armada-ap806-quad", "marvell,armada-ap806";
17 stdout-path = "serial0:115200n8";
34 cp0_reg_usb3_0_vbus: cp0-usb3-0-vbus {
35 compatible = "regulator-fixed";
36 regulator-name = "cp0-usb3h0-vbus";
37 regulator-min-microvolt = <5000000>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Darmada-385-synology-ds116.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 /dts-v1/;
9 #include "armada-385.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
14 compatible = "marvell,a385-gp", "marvell,armada385", "marvell,armada380";
17 stdout-path = "serial0:115200n8";
32 internal-regs {
34 pinctrl-names = "default";
35 pinctrl-0 = <&i2c0_pins>;
37 clock-frequency = <100000>;
[all …]
H A Darmada-388-db.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
4 * (DB-88F6820)
8 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
11 /dts-v1/;
12 #include "armada-388.dtsi"
16 compatible = "marvell,a385-db", "marvell,armada388",
20 stdout-path = "serial0:115200n8";
35 internal-regs {
38 clock-frequency = <100000>;
43 clock-frequency = <100000>;
[all …]
H A Darmada-388-gp.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 * (RD-88F6820-GP)
8 * Gregory CLEMENT <gregory.clement@free-electrons.com>
11 /dts-v1/;
12 #include "armada-388.dtsi"
13 #include <dt-bindings/gpio/gpio.h>
16 model = "Marvell Armada 388 DB-88F6820-GP";
17 compatible = "marvell,a388-gp", "marvell,armada388", "marvell,armada380";
20 stdout-path = "serial0:115200n8";
35 internal-regs {
[all …]
H A Darmada-388-rd.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
4 * (RD-88F6820-AP)
8 * Gregory CLEMENT <gregory.clement@free-electrons.com>
9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
12 /dts-v1/;
13 #include "armada-388.dtsi"
17 compatible = "marvell,a385-rd", "marvell,armada388",
21 stdout-path = "serial0:115200n8";
35 internal-regs {
38 clock-frequency = <100000>;
[all …]
H A Darmada-388-helios4.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
10 /dts-v1/;
11 #include "armada-388.dtsi"
12 #include "armada-38x-solidrun-microsom.dtsi"
25 /* So that mvebu u-boot can update the MAC addresses */
30 stdout-path = "serial0:115200n8";
33 reg_12v: regulator-12v {
34 compatible = "regulator-fixed";
35 regulator-name = "power_brick_12V";
36 regulator-min-microvolt = <12000000>;
[all …]
H A Darmada-385-db-ap.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 * (DB-88F6820-AP)
11 /dts-v1/;
12 #include "armada-385.dtsi"
14 #include <dt-bindings/gpio/gpio.h>
18 compatible = "marvell,a385-db-ap", "marvell,armada385", "marvell,armada380";
21 stdout-path = "serial1:115200n8";
36 internal-regs {
38 pinctrl-names = "default";
39 pinctrl-0 = <&i2c0_pins>;
[all …]
H A Darmada-370-dlink-dns327l.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Device Tree file for D-Link DNS-327L
12 /dts-v1/;
14 #include <dt-bindings/input/input.h>
15 #include <dt-bindings/gpio/gpio.h>
16 #include "armada-370.dtsi"
19 model = "D-Link DNS-327L";
22 "marvell,armada-370-xp";
25 stdout-path = &uart0;
38 internal-regs {
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Darmada-388-gp.dts3 * (RD-88F6820-GP)
7 * Gregory CLEMENT <gregory.clement@free-electrons.com>
9 * This file is dual-licensed: you can use it either under the terms
42 /dts-v1/;
43 #include "armada-388.dtsi"
44 #include <dt-bindings/gpio/gpio.h>
48 compatible = "marvell,a385-gp", "marvell,armada388", "marvell,armada380";
51 stdout-path = "serial0:115200n8";
69 internal-regs {
71 pinctrl-names = "default";
[all …]
H A Darmada-375-db.dts3 * (DB-88F6720)
7 * Gregory CLEMENT <gregory.clement@free-electrons.com>
8 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
10 * This file is dual-licensed: you can use it either under the terms
49 /dts-v1/;
50 #include <dt-bindings/gpio/gpio.h>
51 #include "armada-375.dtsi"
55 compatible = "marvell,a375-db", "marvell,armada375";
58 stdout-path = "serial0:115200n8";
62 /* So that mvebu u-boot can update the MAC addresses */
[all …]
H A Darmada-3720-espressobin.dts6 * Gregory CLEMENT <gregory.clement@free-electrons.com>
9 * This file is dual-licensed: you can use it either under the terms
48 /dts-v1/;
50 #include "armada-372x.dtsi"
54 compatible = "marvell,armada-3720-espressobin", "marvell,armada3720", "marvell,armada3710";
57 stdout-path = "serial0:115200n8";
73 max-lanes = <3>;
74 phy0 {
75 phy-type = <PHY_TYPE_PEX0>;
76 phy-speed = <PHY_SPEED_2_5G>;
[all …]
H A Darmada-8040-mcbin.dts4 * SPDX-License-Identifier: GPL-2.0
8 #include "armada-8040.dtsi" /* include SoC device tree */
11 model = "MACCHIATOBin-8040";
12 compatible = "marvell,armada8040-mcbin",
16 stdout-path = "serial0:115200n8";
33 simple-bus {
34 compatible = "simple-bus";
35 #address-cells = <1>;
36 #size-cells = <0>;
38 reg_usb3h0_vbus: usb3-vbus0 {
[all …]
H A Darmada-3720-db.dts3 * (DB-88F3720-DDR3)
6 * Gregory CLEMENT <gregory.clement@free-electrons.com>
8 * This file is dual-licensed: you can use it either under the terms
47 /dts-v1/;
49 #include "armada-372x.dtsi"
52 model = "Marvell Armada 3720 Development Board DB-88F3720-DDR3";
53 compatible = "marvell,armada-3720-db", "marvell,armada3720", "marvell,armada3710";
56 stdout-path = "serial0:115200n8";
72 phy0 {
73 phy-type = <PHY_TYPE_PEX0>;
[all …]
H A Darmada-38x-controlcenterdc.dts2 * Device Tree file for the Guntermann & Drunck ControlCenter-Compact board
7 * (DB-88F6820), which is
11 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
13 * SPDX-License-Identifier: GPL-2.0+
16 /dts-v1/;
18 #include "armada-388.dtsi"
21 u-boot,dm-pre-reloc;
25 u-boot,dm-pre-reloc;
29 u-boot,dm-pre-reloc;
33 u-boot,dm-pre-reloc;
[all …]
/OK3568_Linux_fs/kernel/drivers/reset/
H A Dreset-uniphier.c1 // SPDX-License-Identifier: GPL-2.0-or-later
13 #include <linux/reset-controller.h>
23 #define UNIPHIER_RESET_ID_END (unsigned int)(-1)
54 UNIPHIER_RESETX(12, 0x2000, 6), /* GIO (Ether, SATA, USB3) */
59 UNIPHIER_RESETX(30, 0x2000, 19), /* SATA-PHY */
67 UNIPHIER_RESETX(12, 0x2000, 6), /* GIO (PCIe, USB3) */
81 UNIPHIER_RESETX(16, 0x2014, 4), /* USB30-PHY0 */
82 UNIPHIER_RESETX(17, 0x2014, 0), /* USB30-PHY1 */
83 UNIPHIER_RESETX(18, 0x2014, 2), /* USB30-PHY2 */
84 UNIPHIER_RESETX(20, 0x2014, 5), /* USB31-PHY0 */
[all …]
/OK3568_Linux_fs/u-boot/drivers/usb/dwc3/
H A Ddwc3-meson-g12a.c1 // SPDX-License-Identifier: GPL-2.0
10 #include <asm-generic/io.h>
12 #include <dm/device-internal.h>
14 #include <dwc3-uboot.h>
15 #include <generic-phy.h>
104 "usb2-phy0", "usb2-phy1", "usb3-phy0",
132 regmap_update_bits(priv->regmap, U2P_R0 + (U2P_REG_SIZE * i), in dwc3_meson_g12a_usb2_set_mode()
138 regmap_update_bits(priv->regmap, U2P_R0 + (U2P_REG_SIZE * i), in dwc3_meson_g12a_usb2_set_mode()
148 if (priv->otg_mode == USB_DR_MODE_PERIPHERAL) in dwc3_meson_g12a_usb2_init()
149 priv->otg_phy_mode = USB_DR_MODE_PERIPHERAL; in dwc3_meson_g12a_usb2_init()
[all …]
/OK3568_Linux_fs/kernel/drivers/usb/dwc3/
H A Ddwc3-meson-g12a.c1 // SPDX-License-Identifier: GPL-2.0
11 * - Control registers for each USB2 Ports
12 * - Control registers for the USB PHY layer
13 * - SuperSpeed PHY can be enabled only if port is used
14 * - Dynamic OTG switching with ID change interrupt
33 /* USB2 Ports Control Registers, offsets are per-port */
120 "usb2-phy0", "usb2-phy1", "usb2-phy2",
124 "usb2-phy0", "usb2-phy1", "usb3-phy0",
133 * correctly when only the "usb2-phy1" phy is specified on-par with the
137 "usb2-phy0", "usb2-phy1"
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/phy/
H A Dti,phy-am654-serdes.txt4 - compatible: Should be "ti,phy-am654-serdes"
5 - reg : Address and length of the register set for the device.
6 - #phy-cells: determine the number of cells that should be given in the
9 include/dt-bindings/phy/phy.h) and the 2nd cell should be the serdes
12 0 - USB3
13 1 - PCIe0 Lane0
14 2 - ICSS2 SGMII Lane0
16 0 - PCIe1 Lane0
17 1 - PCIe0 Lane1
18 2 - ICSS2 SGMII Lane1
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-mvebu/serdes/a38x/
H A Dhigh_speed_env_spec.c4 * SPDX-License-Identifier: GPL-2.0
25 * serdes_seq_db - holds all serdes sequences, their size and the
31 #define ENDED_OK "High speed PHY - Ended Successfully\n"
64 /* Selector mapping for A380-A0 and A390-Z1 */
106 "USB3 HOST0",
107 "USB3 HOST1",
108 "USB3 DEVICE",
159 /* Rx clk and Tx clk select non-inverted mode */
178 /* Rx clk and Tx clk select non-inverted mode */
186 /* SATA and SGMII - power up seq */
[all …]

12