Home
last modified time | relevance | path

Searched refs:REG_CLKGEN0_52_L (Results 1 – 25 of 26) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A DhalPNL.h197 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A DhalPNL.h188 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
H A DhalPNL.c326 W2BYTEMSK(REG_CLKGEN0_52_L, 0x00, 0x07); in MHal_PQ_Clock_Gen_For_Gamma()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A DhalPNL.h188 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
H A DhalPNL.c326 W2BYTEMSK(REG_CLKGEN0_52_L, 0x00, 0x07); in MHal_PQ_Clock_Gen_For_Gamma()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A DhalPNL.h197 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A DhalPNL.h197 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A DhalPNL.h197 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A DhalPNL.h210 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
H A DhalPNL.c696 W2BYTEMSK(REG_CLKGEN0_52_L, 0x00, 0x07); in MHal_PQ_Clock_Gen_For_Gamma()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A DhalPNL.h212 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
H A DhalPNL.c1277 W2BYTEMSK(REG_CLKGEN0_52_L, 0x00, 0x07); in MHal_PQ_Clock_Gen_For_Gamma()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A DhalPNL.h201 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
H A DhalPNL.c360 W2BYTEMSK(REG_CLKGEN0_52_L, 0x00, 0x07); in MHal_PQ_Clock_Gen_For_Gamma()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A DhalPNL.h212 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A DhalPNL.h198 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
H A DhalPNL.c499 W2BYTEMSK(REG_CLKGEN0_52_L, 0x00, 0x07); in MHal_PQ_Clock_Gen_For_Gamma()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A DhalPNL.h198 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
H A DhalPNL.c499 W2BYTEMSK(REG_CLKGEN0_52_L, 0x00, 0x07); in MHal_PQ_Clock_Gen_For_Gamma()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A DhalPNL.h203 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
H A DhalPNL.c695 W2BYTEMSK(REG_CLKGEN0_52_L, 0x00, 0x07); in MHal_PQ_Clock_Gen_For_Gamma()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A DhalPNL.h196 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
H A DhalPNL.c410 W2BYTEMSK(REG_CLKGEN0_52_L, 0x00, 0x07); in MHal_PQ_Clock_Gen_For_Gamma()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A DhalPNL.h210 #define REG_CLKGEN0_52_L (REG_CHIPTOP_BASE + 0xA4) macro
H A DhalPNL.c696 W2BYTEMSK(REG_CLKGEN0_52_L, 0x00, 0x07); in MHal_PQ_Clock_Gen_For_Gamma()

12