Home
last modified time | relevance | path

Searched refs:HVD_REG_RESET_MIU1_256 (Results 1 – 25 of 25) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mustang/hvd_v3/
H A DregHVD_EX.h242 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c3484 _HVD_WriteWordMask(HVD_REG_RESET, HVD_REG_RESET_MIU1_256 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/hvd_v3/
H A DregHVD_EX.h242 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7821/hvd_v3/
H A DregHVD_EX.h243 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c3500 _HVD_WriteWordMask(HVD_REG_RESET, HVD_REG_RESET_MIU1_256 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7621/hvd_v3/
H A DregHVD_EX.h243 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c3461 _HVD_WriteWordMask(HVD_REG_RESET, HVD_REG_RESET_MIU1_256 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/manhattan/hvd_v3/
H A DregHVD_EX.h243 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c3536 _HVD_WriteWordMask(HVD_REG_RESET, HVD_REG_RESET_MIU1_256 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/macan/hvd_v3/
H A DregHVD_EX.h243 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c3577 _HVD_WriteWordMask(HVD_REG_RESET, HVD_REG_RESET_MIU1_256 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mainz/hvd_v3/
H A DregHVD_EX.h242 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maxim/hvd_v3/
H A DregHVD_EX.h243 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c3474 _HVD_WriteWordMask(HVD_REG_RESET, HVD_REG_RESET_MIU1_256 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maserati/hvd_v3/
H A DregHVD_EX.h243 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c3514 _HVD_WriteWordMask(HVD_REG_RESET, HVD_REG_RESET_MIU1_256 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()
/utopia/UTPA2-700.0.x/modules/vdec_lite/hal/kano/hvd_lite/
H A DregHVD_EX.h255 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c3787 _HVD_WriteWordMask(HVD_REG_RESET, HVD_REG_RESET_MIU1_256 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mooney/hvd_v3/
H A DregHVD_EX.h243 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/hvd_v3/
H A DregHVD_EX.h247 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c4394 _HVD_WriteWordMask(HVD_REG_RESET, 0 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/hvd_v3/
H A DregHVD_EX.h247 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c4379 _HVD_WriteWordMask(HVD_REG_RESET, 0 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6lite/hvd_v3/
H A DregHVD_EX.h247 #define HVD_REG_RESET_MIU1_256 BIT(6) macro
H A DhalHVD_EX.c4516 _HVD_WriteWordMask(HVD_REG_RESET, 0 , HVD_REG_RESET_MIU1_256); in HAL_HVD_EX_InitHW()