Home
last modified time | relevance | path

Searched refs:EVD_REG_RESET (Results 1 – 25 of 50) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maldives/hvd_v3/
H A DhalHVD_EX.c3373 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3394 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3406 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
3410 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
3514 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_256 & ~EVD_REG… in HAL_HVD_EX_InitHW()
3515 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_128 | EVD_REG_R… in HAL_HVD_EX_InitHW()
3546 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
5955 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
5962 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
5975 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mustang/hvd_v3/
H A DhalHVD_EX.c3513 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3533 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3545 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
3549 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
3655 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_128 & ~EVD_REG… in HAL_HVD_EX_InitHW()
3656 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_256 | EVD_REG_R… in HAL_HVD_EX_InitHW()
3688 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
6308 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
6315 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
6328 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7621/hvd_v3/
H A DhalHVD_EX.c3485 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3513 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3525 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
3529 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
3636 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_128 & ~EVD_REG… in HAL_HVD_EX_InitHW()
3637 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_256 | EVD_REG_R… in HAL_HVD_EX_InitHW()
3666 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
6560 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
6567 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
6597 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mainz/hvd_v3/
H A DhalHVD_EX.c3502 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3530 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3542 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
3546 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
3650 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_256& ~EVD_REG_… in HAL_HVD_EX_InitHW()
3651 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_128| EVD_REG_RE… in HAL_HVD_EX_InitHW()
3680 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
6209 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
6216 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
6229 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/hvd_v3/
H A DhalHVD_EX.c3507 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3535 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3547 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
3551 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
3655 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_256& ~EVD_REG_… in HAL_HVD_EX_InitHW()
3656 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_128| EVD_REG_RE… in HAL_HVD_EX_InitHW()
3685 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
6209 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
6216 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
6229 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mooney/hvd_v3/
H A DhalHVD_EX.c3587 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3615 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3627 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
3631 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
3737 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_128 & ~EVD_REG… in HAL_HVD_EX_InitHW()
3738 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_256 | EVD_REG_R… in HAL_HVD_EX_InitHW()
3767 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
6418 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
6425 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
6438 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/macan/hvd_v3/
H A DhalHVD_EX.c3601 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3629 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3641 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
3645 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
3751 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_128 & ~EVD_REG… in HAL_HVD_EX_InitHW()
3752 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_256 | EVD_REG_R… in HAL_HVD_EX_InitHW()
3776 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
6397 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
6401 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
6411 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maldives/hvd_ex/
H A DhalHVD_EX.c2308 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2322 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
2327 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
2414 _HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU_256)); in HAL_HVD_EX_InitHW()
2434 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2449 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_HVD_EX_DeinitHW()
4544 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
4548 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/hvd_ex/
H A DhalHVD_EX.c2308 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2322 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
2327 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
2414 _HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU_256)); in HAL_HVD_EX_InitHW()
2434 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2449 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_HVD_EX_DeinitHW()
4544 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
4548 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6lite/hvd_v3/
H A DhalHVD_EX.c4540 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4568 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
4580 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
4588 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
4714 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_256 & ~EVD_REG… in HAL_HVD_EX_InitHW()
4715 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_128 | EVD_REG_R… in HAL_HVD_EX_InitHW()
4743 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
7644 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
7652 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
7696 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maserati/hvd_v3/
H A DhalHVD_EX.c3538 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3558 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3570 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
3574 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
3681 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_128 & ~EVD_REG… in HAL_HVD_EX_InitHW()
3682 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_256 | EVD_REG_R… in HAL_HVD_EX_InitHW()
3706 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
6636 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
6643 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
6673 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/hvd_v3/
H A DhalHVD_EX.c4403 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4431 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
4443 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
4451 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
4577 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_256 & ~EVD_REG… in HAL_HVD_EX_InitHW()
4578 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_128 | EVD_REG_R… in HAL_HVD_EX_InitHW()
4606 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
7431 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
7439 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
7483 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maxim/hvd_v3/
H A DhalHVD_EX.c3498 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3526 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3538 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
3542 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
3649 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_128 & ~EVD_REG… in HAL_HVD_EX_InitHW()
3650 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_256 | EVD_REG_R… in HAL_HVD_EX_InitHW()
3679 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
6617 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
6624 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
6654 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/hvd_v3/
H A DhalHVD_EX.c4418 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4446 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
4458 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
4466 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
4592 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_256 & ~EVD_REG… in HAL_HVD_EX_InitHW()
4593 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_128 | EVD_REG_R… in HAL_HVD_EX_InitHW()
4621 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
7489 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
7497 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
7541 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7821/hvd_v3/
H A DhalHVD_EX.c3524 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3544 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3556 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); //for… in HAL_HVD_EX_InitHW()
3560 …_HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_EN); //… in HAL_HVD_EX_InitHW()
3667 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_128 & ~EVD_REG… in HAL_HVD_EX_InitHW()
3668 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_256 | EVD_REG_R… in HAL_HVD_EX_InitHW()
3692 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
6578 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_EVD_EX_ClearTSPInput()
6585 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_USE_HVD_MIU_EN)); /… in HAL_EVD_EX_ClearTSPInput()
6615 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_lite/hal/kano/hvd_lite/
H A DhalHVD_EX.c3811 _HVD_WriteWordMask(EVD_REG_RESET(u8EVD), EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3831 … _HVD_WriteWordMask(EVD_REG_RESET(u8EVD), EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3843 …_HVD_WriteWordMask(EVD_REG_RESET(u8EVD), EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
3847 …_HVD_WriteWordMask(EVD_REG_RESET(u8EVD), EVD_REG_RESET_USE_HVD_MIU_EN, EVD_REG_RESET_USE_HVD_MIU_E… in HAL_HVD_EX_InitHW()
3953 …_HVD_Write2Byte(EVD_REG_RESET(u8EVD), (_HVD_Read2Byte(EVD_REG_RESET(u8EVD)) & ~EVD_REG_RESET_MIU0_… in HAL_HVD_EX_InitHW()
3954 …_HVD_Write2Byte(EVD_REG_RESET(u8EVD), (_HVD_Read2Byte(EVD_REG_RESET(u8EVD)) | EVD_REG_RESET_MIU0_2… in HAL_HVD_EX_InitHW()
3982 _HVD_WriteWordMask(EVD_REG_RESET(u8EVD), 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
6744 …_HVD_Write2Byte(EVD_REG_RESET(u8EVD), (_HVD_Read2Byte(EVD_REG_RESET(u8EVD)) & ~EVD_REG_RESET_HK_TS… in HAL_EVD_EX_ClearTSPInput()
6748 …_HVD_Write2Byte(EVD_REG_RESET(u8EVD), (_HVD_Read2Byte(EVD_REG_RESET(u8EVD)) & ~EVD_REG_RESET_USE_H… in HAL_EVD_EX_ClearTSPInput()
6760 _HVD_WriteWordMask(EVD_REG_RESET(u8EVD), EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
[all …]
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/manhattan/hvd_v3/
H A DhalHVD_EX.c3560 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3588 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_HEVC_MODE, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
3594 … _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_HK_TSP2EVD_EN, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
3699 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_MIU0_128 & ~EVD_REG… in HAL_HVD_EX_InitHW()
3700 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU0_256 | EVD_REG_R… in HAL_HVD_EX_InitHW()
3724 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
3752 …_HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) & ~EVD_REG_RESET_HK_TSP2EVD_EN)); //… in HAL_HVD_EX_DeinitHW()
6207 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
6211 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maserati/hvd_ex/
H A DhalHVD_EX.c2255 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2269 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
2273 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
2360 _HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU_256)); in HAL_HVD_EX_InitHW()
2380 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4522 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
4526 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/messi/hvd_ex/
H A DhalHVD_EX.c2255 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2269 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
2273 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
2360 _HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU_256)); in HAL_HVD_EX_InitHW()
2380 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4522 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
4526 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7821/hvd_ex/
H A DhalHVD_EX.c2255 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2269 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
2273 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
2360 _HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU_256)); in HAL_HVD_EX_InitHW()
2380 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4522 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
4526 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/hvd_ex/
H A DhalHVD_EX.c2255 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2269 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
2273 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
2360 _HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU_256)); in HAL_HVD_EX_InitHW()
2380 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4522 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
4526 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/hvd_ex/
H A DhalHVD_EX.c2255 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2269 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
2273 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
2360 _HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU_256)); in HAL_HVD_EX_InitHW()
2380 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4522 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
4526 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/macan/hvd_ex/
H A DhalHVD_EX.c2255 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2269 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
2273 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
2360 _HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU_256)); in HAL_HVD_EX_InitHW()
2380 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4522 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
4526 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mainz/hvd_ex/
H A DhalHVD_EX.c2255 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2269 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
2273 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
2360 _HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU_256)); in HAL_HVD_EX_InitHW()
2380 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4522 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
4526 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/hvd_ex/
H A DhalHVD_EX.c2255 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
2269 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_HEVC_MODE); in HAL_HVD_EX_InitHW()
2273 _HVD_WriteWordMask(EVD_REG_RESET, 1, EVD_REG_RESET_HK_TSP2EVD_EN); in HAL_HVD_EX_InitHW()
2360 _HVD_Write2Byte(EVD_REG_RESET, (_HVD_Read2Byte(EVD_REG_RESET) | EVD_REG_RESET_MIU_256)); in HAL_HVD_EX_InitHW()
2380 _HVD_WriteWordMask(EVD_REG_RESET, 0, EVD_REG_RESET_SWRST); in HAL_HVD_EX_InitHW()
4522 _HVD_WriteWordMask(EVD_REG_RESET, EVD_REG_RESET_SWRST, EVD_REG_RESET_SWRST); in HAL_EVD_EX_DeinitHW()
4526 … if ((_HVD_Read2Byte(EVD_REG_RESET) & (EVD_REG_RESET_SWRST_FIN)) == (EVD_REG_RESET_SWRST_FIN)) in HAL_EVD_EX_DeinitHW()

12