Home
last modified time | relevance | path

Searched +full:boot +full:- +full:ecc +full:- +full:strength (Results 1 – 25 of 93) sorted by relevance

1234

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mtd/
H A Drockchip,nand-controller.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mtd/rockchip,nand-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - $ref: "nand-controller.yaml#"
13 - Heiko Stuebner <heiko@sntech.de>
18 - const: rockchip,px30-nfc
19 - const: rockchip,rk2928-nfc
20 - const: rockchip,rv1108-nfc
21 - items:
[all …]
H A Dnand-controller.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mtd/nand-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Miquel Raynal <miquel.raynal@bootlin.com>
11 - Richard Weinberger <richard@nod.at>
19 The ECC strength and ECC step size properties define the user
21 they request the ECC engine to correct {strength} bit errors per
24 The interpretation of these parameters is implementation-defined, so
31 pattern: "^nand-controller(@.*)?"
[all …]
H A Dnvidia-tegra20-nand.txt4 - compatible: Must be one of:
5 - "nvidia,tegra20-nand"
6 - reg: MMIO address range
7 - interrupts: interrupt output of the NFC controller
8 - clocks: Must contain an entry for each entry in clock-names.
9 See ../clocks/clock-bindings.txt for details.
10 - clock-names: Must include the following entries:
11 - nand
12 - resets: Must contain an entry for each entry in reset-names.
14 - reset-names: Must include the following entries:
[all …]
H A Dqcom_nandc.txt4 - compatible: must be one of the following:
5 * "qcom,ipq806x-nand" - for EBI2 NAND controller being used in IPQ806x
7 * "qcom,ipq4019-nand" - for QPIC NAND controller v1.4.0 being used in
9 * "qcom,ipq8074-nand" - for QPIC NAND controller v1.5.0 being used in
12 - reg: MMIO address range
13 - clocks: must contain core clock and always on clock
14 - clock-names: must contain "core" for the core clock and "aon" for the
18 - dmas: DMA specifier, consisting of a phandle to the ADM DMA
21 - dma-names: must be "rxtx"
22 - qcom,cmd-crci: must contain the ADM command type CRCI block instance
[all …]
H A Dbrcm,brcmnand.txt3 The Broadcom Set-Top Box NAND controller supports low-level access to raw NAND
4 flash chips. It has a memory-mapped register interface for both control
15 - compatible : May contain an SoC-specific compatibility string (see below)
16 to account for any SoC-specific hardware bits that may be
21 string, like "brcm,brcmnand-v7.0"
23 brcm,brcmnand-v2.1
24 brcm,brcmnand-v2.2
25 brcm,brcmnand-v4.0
26 brcm,brcmnand-v5.0
27 brcm,brcmnand-v6.0
[all …]
H A Dingenic,nand.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Paul Cercueil <paul@crapouillou.net>
13 - $ref: nand-controller.yaml#
18 - ingenic,jz4740-nand
19 - ingenic,jz4725b-nand
20 - ingenic,jz4780-nand
24 - description: Bank number, offset and size of first attached NAND chip
25 - description: Bank number, offset and size of second attached NAND chip
[all …]
/OK3568_Linux_fs/u-boot/drivers/mtd/nand/raw/
H A DKconfig9 This option, if enabled, provides more flexible and linux-like
15 Omit standard ECC layouts to safe space. Select this if your driver
16 is known to provide its own ECC layout.
28 bool "Atmel Hardware ECC"
32 bool "Atmel Programmable Multibit ECC (PMECC)"
36 The Programmable Multibit ECC (PMECC) controller is a programmable
40 int "PMECC Correctable ECC Bits"
44 Correctable ECC bits, can be 2, 4, 8, 12, and 24.
59 Generate Programmable Multibit ECC (PMECC) header for SPL image.
113 of OOB area before last ECC sector data starts. This is potentially
[all …]
H A Dfsmc_nand.c8 * SPDX-License-Identifier: GPL-2.0+
25 * ECC4 and ECC1 have 13 bytes and 3 bytes of ecc respectively for 512 bytes of
63 * of OOB size is reserved for ECC, Byte no. 0 & 1 reserved for bad block & 118
98 * ECC placement definitions in oobfree type format
99 * There are 13 bytes of ecc for every 512 byte block and it has to be read
102 * Managing the ecc bytes in the following way makes it easier for software to
103 * read ecc bytes consecutive to data bytes. This way is similar to
104 * oobfree structure maintained already in u-boot nand driver
172 IO_ADDR_W = (ulong)this->IO_ADDR_W; in fsmc_nand_hwcontrol()
181 writel(readl(&fsmc_regs_p->pc) | in fsmc_nand_hwcontrol()
[all …]
/OK3568_Linux_fs/kernel/drivers/mtd/nand/raw/
H A Drockchip-nand-controller.c1 // SPDX-License-Identifier: GPL-2.0 OR MIT
5 * Author: Yifeng Zhao <yifeng.zhao@rock-chips.com>
10 #include <linux/dma-mapping.h>
24 * 1024 bytes data + 4Bytes sys data + 28Bytes~124Bytes ECC data +
25 * 1024 bytes data + 4Bytes sys data + 28Bytes~124Bytes ECC data +
31 * nand_chip->oob_poi data layout:
32 * 4Bytes sys data + .... + 4Bytes sys data + ECC data.
63 #define DMA_INC_NUM (9) /* 1 - 16 */
94 * struct rk_ecc_cnt_status: represent a ecc status data.
96 * @low: ECC count low bit index at register.
[all …]
/OK3568_Linux_fs/kernel/drivers/mtd/nand/raw/atmel/
H A Dpmecc.c1 // SPDX-License-Identifier: GPL-2.0
6 * Author: Boris Brezillon <boris.brezillon@free-electrons.com>
19 * Add Hardware ECC support for AT91SAM9260 / AT91SAM9263
22 * Derived from Das U-Boot source code
23 * (u-boot-1.1.5/board/atmel/at91sam9263ek/nand.c)
26 * Add Programmable Multibit ECC support for various AT91 SoC
33 * ECC algorithm is left to the software. The hardware/software repartition
37 * sub-section.
41 * to expose the needed lib/bch.c helpers/functions and re-use them here.
75 #define PMECC_CFG_NSECTORS(x) ((fls(x) - 1) << 8)
[all …]
H A Dpmecc.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Author: Boris Brezillon <boris.brezillon@free-electrons.com>
20 * Add Hardware ECC support for AT91SAM9260 / AT91SAM9263
23 * Derived from Das U-Boot source code
24 * (u-boot-1.1.5/board/atmel/at91sam9263ek/nand.c)
27 * Add Programmable Multibit ECC support for various AT91 SoC
39 #define ATMEL_PMECC_OOBOFFSET_AUTO -1
45 int strength; member
50 } ecc; member
65 void *data, void *ecc);
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drk3128-u-boot.dtsi4 * SPDX-License-Identifier: GPL-2.0+
14 stdout-path = &uart2;
19 u-boot,dm-pre-reloc;
24 u-boot,dm-pre-reloc;
28 u-boot,dm-pre-reloc;
30 #address-cells = <1>;
31 #size-cells = <0>;
34 u-boot,dm-spl;
36 nand-ecc-mode = "hw";
37 nand-ecc-strength = <16>;
[all …]
H A Dpx30-u-boot.dtsi4 * SPDX-License-Identifier: GPL-2.0+
14 u-boot,spl-boot-order = &emmc, &sdmmc;
15 stdout-path = &uart2;
18 secure-otp@ff110000 {
19 compatible = "rockchip,px30-secure-otp";
27 u-boot,dm-pre-reloc;
31 u-boot,dm-pre-reloc;
35 clock-frequency = <24000000>;
36 u-boot,dm-pre-reloc;
40 clock-frequency = <24000000>;
[all …]
H A Drk3308-u-boot.dtsi4 * SPDX-License-Identifier: GPL-2.0+
14 stdout-path = &uart2;
15 u-boot,spl-boot-order = &sdmmc, &spi_nand, &spi_nor, &nandc, &emmc;
18 secure-otp@ff2a8000 {
19 compatible = "rockchip,rk3308-secure-otp";
23 u-boot,dm-pre-reloc;
28 u-boot,dm-pre-reloc;
33 u-boot,dm-pre-reloc;
37 u-boot,dm-pre-reloc;
41 u-boot,dm-pre-reloc;
[all …]
H A Drv1126-u-boot.dtsi4 * SPDX-License-Identifier: GPL-2.0+
14 stdout-path = &uart2;
15 u-boot,spl-boot-order = &sdmmc, &spi_nand, &spi_nor, &nandc, &emmc;
18 secure-otp@ff5d0000 {
19 compatible = "rockchip,rv1126-secure-otp";
22 u-boot,dm-spl;
28 u-boot,dm-pre-reloc;
33 clock-frequency = <24000000>;
34 u-boot,dm-spl;
35 /delete-property/ pinctrl-names;
[all …]
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Darmada-xp-db-xc3-24g4xg.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Device Tree file for DB-XC3-24G4XG board
7 * Based on armada-xp-db.dts
12 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier
19 /dts-v1/;
20 #include "armada-xp-98dx3336.dtsi"
23 model = "DB-XC3-24G4XG";
24 compatible = "marvell,db-xc3-24g4xg", "marvell,armadaxp-98dx3336", "marvell,armada-370-xp";
37 arm,parity-enable;
38 marvell,ecc-enable;
[all …]
H A Dat91sam9x5cm.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * at91sam9x5cm.dtsi - Device Tree Include file for AT91SAM9x5 CPU Module
16 clock-frequency = <32768>;
20 clock-frequency = <12000000>;
28 compatible = "atmel,tcb-timer";
33 compatible = "atmel,tcb-timer";
40 pinctrl_1wire_cm: 1wire_cm-0 {
52 pinctrl-0 = <&pinctrl_ebi_addr_nand
54 pinctrl-names = "default";
57 nand_controller: nand-controller {
[all …]
H A Drv1126-bat-ipc.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 …bootargs = "earlycon=uart8250,mmio32,0xff570000 loglevel=0 initcall_nr_threads=-1 initcall_debug=0…
11 vcc_3v3: vcc-3v3 {
12 compatible = "regulator-fixed";
13 regulator-name = "vcc_3v3";
14 regulator-always-on;
15 regulator-boot-on;
16 regulator-min-microvolt = <3300000>;
17 regulator-max-microvolt = <3300000>;
20 vdd_arm: vdd-arm {
[all …]
H A Dat91-cosino.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * at91-cosino.dtsi - Device Tree file for Cosino core module
5 * Copyright (C) 2013 - Rodolfo Giometti <giometti@linux.it>
29 clock-frequency = <32768>;
33 clock-frequency = <12000000>;
39 atmel,adc-ts-wires = <4>;
40 atmel,adc-ts-pressure-threshold = <10000>;
49 pinctrl-0 = <&pinctrl_ebi_addr_nand
51 pinctrl-names = "default";
54 nand-controller {
[all …]
H A Darmada-xp-db-dxbc2.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Device Tree file for DB-DXBC2 board
7 * Based on armada-xp-db.dts
12 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier
19 /dts-v1/;
20 #include "armada-xp-98dx4251.dtsi"
24 compatible = "marvell,db-dxbc2", "marvell,armadaxp-98dx4251", "marvell,armada-370-xp";
43 devbus,bus-width = <16>;
44 devbus,turn-off-ps = <60000>;
45 devbus,badr-skew-ps = <0>;
[all …]
H A Dat91-som60.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * at91-som60.dtsi - Device Tree file for the SOM60 module
16 stdout-path = &dbgu;
25 clock-frequency = <32768>;
29 clock-frequency = <12000000>;
107 bus-width = <8>;
115 bus-width = <4>;
120 cs-gpios = <&pioD 13 0>, <0>, <0>, <0>;
124 atmel,use-dma-rx;
125 atmel,use-dma-tx;
[all …]
H A Dat91-wb45n.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * at91-wb45n.dtsi - Device Tree file for WB45NBT board
12 model = "Laird Workgroup Bridge 45N - Atmel AT91SAM (dt)";
17 stdout-path = "serial0:115200n8";
26 atheros,board-id = "SD32";
31 compatible = "atmel,sama5d3-rstc";
35 atmel,wakeup-mode = "low";
39 clock-frequency = <32768>;
43 clock-frequency = <12000000>;
48 nand_controller: nand-controller {
[all …]
H A Drv1126-ipc.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 …bootargs = "earlycon=uart8250,mmio32,0xff570000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rootfs…
12 compatible = "regulator-fixed";
13 regulator-name = "vcc5v0_sys";
14 regulator-always-on;
15 regulator-boot-on;
16 regulator-min-microvolt = <5000000>;
17 regulator-max-microvolt = <5000000>;
20 vdd_npu: vdd-npu {
21 compatible = "pwm-regulator";
[all …]
/OK3568_Linux_fs/kernel/drivers/mtd/nand/raw/gpmi-nand/
H A Dgpmi-nand.h1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
13 #include <linux/dma-mapping.h>
26 * struct bch_geometry - BCH geometry description.
28 * @ecc_strength: A number that describes the strength of the ECC
33 * @ecc_chunk_size: The size, in bytes, of a single ECC chunk. Note
36 * @ecc_chunk_count: The number of ECC chunks in the page,
40 * the ECC status appears.
41 * @block_mark_byte_offset: The byte offset in the ECC-based page view at
43 * @block_mark_bit_offset: The bit offset into the ECC-based page view at
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-omap2/omap3/
H A Dboard.c5 * (C) Copyright 2004-2008
13 * Richard Woodruff <r-woodruff2@ti.com>
17 * SPDX-License-Identifier: GPL-2.0+
87 writel(UNLOCK_1, &pm_rt_ape_base->req_info_permission_1); in secure_unlock_mem()
88 writel(UNLOCK_1, &pm_rt_ape_base->read_permission_0); in secure_unlock_mem()
89 writel(UNLOCK_1, &pm_rt_ape_base->wirte_permission_0); in secure_unlock_mem()
90 writel(UNLOCK_2, &pm_rt_ape_base->addr_match_1); in secure_unlock_mem()
92 writel(UNLOCK_3, &pm_gpmc_base->req_info_permission_0); in secure_unlock_mem()
93 writel(UNLOCK_3, &pm_gpmc_base->read_permission_0); in secure_unlock_mem()
94 writel(UNLOCK_3, &pm_gpmc_base->wirte_permission_0); in secure_unlock_mem()
[all …]

1234