Home
last modified time | relevance | path

Searched refs:pll_id (Results 1 – 25 of 110) sorted by relevance

12345

/OK3568_Linux_fs/kernel/sound/soc/uniphier/
H A Daio-cpu.c23 static bool is_valid_pll(struct uniphier_aio_chip *chip, int pll_id) in is_valid_pll() argument
27 if (pll_id < 0 || chip->num_plls <= pll_id) { in is_valid_pll()
28 dev_err(dev, "PLL(%d) is not supported\n", pll_id); in is_valid_pll()
32 return chip->plls[pll_id].enable; in is_valid_pll()
128 static int find_divider(struct uniphier_aio *aio, int pll_id, unsigned int freq) in find_divider() argument
135 if (!is_valid_pll(aio->chip, pll_id)) in find_divider()
138 pll = &aio->chip->plls[pll_id]; in find_divider()
152 int pll_id, div_id; in uniphier_aio_set_sysclk() local
158 pll_id = AUD_PLL_A1; in uniphier_aio_set_sysclk()
161 pll_id = AUD_PLL_F1; in uniphier_aio_set_sysclk()
[all …]
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_pll.c249 void __iomem *base, ulong pll_id, in rk3036_pll_set_rate() argument
311 printf("%s: wait pll lock timeout! pll_id=%ld\n", __func__, pll_id); in rk3036_pll_set_rate()
328 void __iomem *base, ulong pll_id) in rk3036_pll_get_rate() argument
402 void __iomem *base, ulong pll_id, in rk3588_pll_set_rate() argument
420 if (pll_id == 3) in rk3588_pll_set_rate()
426 if (pll_id == 0) in rk3588_pll_set_rate()
430 else if (pll_id == 1) in rk3588_pll_set_rate()
434 else if (pll_id == 2) in rk3588_pll_set_rate()
464 debug("%s: wait pll lock, pll_id=%ld\n", __func__, pll_id); in rk3588_pll_set_rate()
469 if (pll_id == 0) { in rk3588_pll_set_rate()
[all …]
H A Dclk_px30.c105 enum px30_pll_id pll_id);
215 enum px30_pll_id pll_id, in rkclk_set_pll() argument
241 rk_clrsetreg(mode, pll_mode_mask[pll_id], in rkclk_set_pll()
242 PLLMUX_FROM_XIN24M << pll_mode_shift[pll_id]); in rkclk_set_pll()
263 rk_clrsetreg(mode, pll_mode_mask[pll_id], in rkclk_set_pll()
264 PLLMUX_FROM_PLL << pll_mode_shift[pll_id]); in rkclk_set_pll()
270 enum px30_pll_id pll_id) in rkclk_pll_get_rate() argument
276 shift = pll_mode_shift[pll_id]; in rkclk_pll_get_rate()
277 mask = pll_mode_mask[pll_id]; in rkclk_pll_get_rate()
1230 enum px30_pll_id pll_id) in px30_clk_get_pll_rate() argument
[all …]
H A Dclk_rk3368.c224 enum rk3368_pll_id pll_id) in rkclk_pll_get_rate() argument
228 struct rk3368_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
249 static int rkclk_set_pll(struct rk3368_cru *cru, enum rk3368_pll_id pll_id, in rkclk_set_pll() argument
252 struct rk3368_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
874 u32 pll_div, pll_id, con_id; in rk3368_armclk_set_clk() local
895 pll_id = APLLB; in rk3368_armclk_set_clk()
899 pll_id = APLLL; in rk3368_armclk_set_clk()
904 ret = rkclk_set_pll(priv->cru, pll_id, &pll_config); in rk3368_armclk_set_clk()
922 ret = rkclk_set_pll(priv->cru, pll_id, &pll_config); in rk3368_armclk_set_clk()
925 return rkclk_pll_get_rate(priv->cru, pll_id); in rk3368_armclk_set_clk()
H A Dclk_rk3066.c110 int pll_id = rk_pll_id(clk_id); in rkclk_set_pll() local
111 struct rk3066_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
252 int pll_id = rk_pll_id(clk_id); in rkclk_pll_get_rate() local
253 struct rk3066_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
H A Dclk_rk3188.c108 int pll_id = rk_pll_id(clk_id); in rkclk_set_pll() local
109 struct rk3188_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
250 int pll_id = rk_pll_id(clk_id); in rkclk_pll_get_rate() local
251 struct rk3188_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
H A Dclk_rk3036.c65 int pll_id = rk_pll_id(clk_id); in rkclk_set_pll() local
66 struct rk3036_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
206 int pll_id = rk_pll_id(clk_id); in rkclk_pll_get_rate() local
207 struct rk3036_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_pll.c272 if (test_amdgpu_crtc->pll_id != ATOM_PPLL_INVALID) in amdgpu_pll_get_use_mask()
273 pll_in_use |= (1 << test_amdgpu_crtc->pll_id); in amdgpu_pll_get_use_mask()
300 if (test_amdgpu_crtc->pll_id != ATOM_PPLL_INVALID) in amdgpu_pll_get_shared_dp_ppll()
301 return test_amdgpu_crtc->pll_id; in amdgpu_pll_get_shared_dp_ppll()
338 if (test_amdgpu_crtc->pll_id != ATOM_PPLL_INVALID) in amdgpu_pll_get_shared_nondp_ppll()
339 return test_amdgpu_crtc->pll_id; in amdgpu_pll_get_shared_nondp_ppll()
346 (test_amdgpu_crtc->pll_id != ATOM_PPLL_INVALID)) in amdgpu_pll_get_shared_nondp_ppll()
347 return test_amdgpu_crtc->pll_id; in amdgpu_pll_get_shared_nondp_ppll()
H A Datombios_crtc.c243 int pll_id, in amdgpu_atombios_crtc_program_ss() argument
266 pll_id == adev->mode_info.crtcs[i]->pll_id) { in amdgpu_atombios_crtc_program_ss()
280 switch (pll_id) { in amdgpu_atombios_crtc_program_ss()
564 static bool is_pixel_clock_source_from_pll(u32 encoder_mode, int pll_id) in is_pixel_clock_source_from_pll() argument
567 if (pll_id < ATOM_EXT_PLL1) in is_pixel_clock_source_from_pll()
578 int pll_id, in amdgpu_atombios_crtc_program_pll() argument
613 args.v1.ucPpll = pll_id; in amdgpu_atombios_crtc_program_pll()
623 args.v2.ucPpll = pll_id; in amdgpu_atombios_crtc_program_pll()
633 args.v3.ucPpll = pll_id; in amdgpu_atombios_crtc_program_pll()
652 (pll_id < ATOM_EXT_PLL1)) in amdgpu_atombios_crtc_program_pll()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/radeon/
H A Datombios_crtc.c395 static void atombios_disable_ss(struct radeon_device *rdev, int pll_id) in atombios_disable_ss() argument
400 switch (pll_id) { in atombios_disable_ss()
416 switch (pll_id) { in atombios_disable_ss()
445 int pll_id, in atombios_crtc_program_ss() argument
468 pll_id == rdev->mode_info.crtcs[i]->pll_id) { in atombios_crtc_program_ss()
483 switch (pll_id) { in atombios_crtc_program_ss()
502 switch (pll_id) { in atombios_crtc_program_ss()
524 args.v1.ucPpll = pll_id; in atombios_crtc_program_ss()
529 atombios_disable_ss(rdev, pll_id); in atombios_crtc_program_ss()
540 atombios_disable_ss(rdev, pll_id); in atombios_crtc_program_ss()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/bios/
H A Dcommand_table.c556 uint32_t pll_id; in transmitter_control_v3() local
578 if (!cmd->clock_source_id_to_atom(cntl->pll_id, &pll_id)) in transmitter_control_v3()
674 params.acConfig.ucRefClkSource = (uint8_t)pll_id; in transmitter_control_v3()
710 if (!cmd->clock_source_id_to_ref_clk_src(cntl->pll_id, &ref_clk_src_id)) in transmitter_control_v4()
824 cmd->clock_source_id_to_atom_phy_clk_src_id(cntl->pll_id); in transmitter_control_v1_5()
983 if (CLOCK_SOURCE_ID_PLL1 == bp_params->pll_id) in set_pixel_clock_v3()
985 else if (CLOCK_SOURCE_ID_PLL2 == bp_params->pll_id) in set_pixel_clock_v3()
1052 uint32_t pll_id; in set_pixel_clock_v5() local
1056 if (bp->cmd_helper->clock_source_id_to_atom(bp_params->pll_id, &pll_id) in set_pixel_clock_v5()
1060 clk.sPCLKInput.ucPpll = (uint8_t)pll_id; in set_pixel_clock_v5()
[all …]
H A Dcommand_table2.c376 uint32_t pll_id; in set_pixel_clock_v7() local
380 if (bp->cmd_helper->clock_source_id_to_atom(bp_params->pll_id, &pll_id) in set_pixel_clock_v7()
403 clk.pll_id = (uint8_t) pll_id; in set_pixel_clock_v7()
423 pll_id, bp_params->color_depth); in set_pixel_clock_v7()
822 if (!cmd->clock_source_id_to_atom(bp_params->pll_id, &atom_pll_id) || in set_dce_clock_v2_1()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/
H A Ddce112_clk_mgr.c86 dce_clk_params.pll_id = CLOCK_SOURCE_ID_DFS; in dce112_set_clock()
105 (dce_clk_params.pll_id == in dce112_set_clock()
140 dce_clk_params.pll_id = CLOCK_SOURCE_ID_DFS; in dce112_set_dispclk()
177 dce_clk_params.pll_id = CLOCK_SOURCE_ID_DFS; in dce112_set_dprefclk()
181 (dce_clk_params.pll_id == in dce112_set_dprefclk()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/include/
H A Dbios_parser_types.h151 enum clock_source_id pll_id; /* needed for DCE 4.0 */ member
217 enum clock_source_id pll_id; /* Clock Source Id */ member
265 enum clock_source_id pll_id; /* Clock Source Id */ member
292 enum clock_source_id pll_id; member
/OK3568_Linux_fs/kernel/sound/soc/codecs/
H A Dadav80x.c621 static int adav80x_set_pll(struct snd_soc_component *component, int pll_id, in adav80x_set_pll() argument
656 pll_ctrl2 |= ADAV80X_PLL_CTRL2_DOUB(pll_id); in adav80x_set_pll()
663 pll_ctrl2 |= ADAV80X_PLL_CTRL2_FS_32(pll_id); in adav80x_set_pll()
666 pll_ctrl2 |= ADAV80X_PLL_CTRL2_FS_44(pll_id); in adav80x_set_pll()
669 pll_ctrl2 |= ADAV80X_PLL_CTRL2_FS_48(pll_id); in adav80x_set_pll()
678 ADAV80X_PLL_CTRL2_PLL_MASK(pll_id), pll_ctrl2); in adav80x_set_pll()
682 pll_src = ADAV80X_PLL_CLK_SRC_PLL_MCLKI(pll_id); in adav80x_set_pll()
684 pll_src = ADAV80X_PLL_CLK_SRC_PLL_XIN(pll_id); in adav80x_set_pll()
687 ADAV80X_PLL_CLK_SRC_PLL_MASK(pll_id), pll_src); in adav80x_set_pll()
H A Dadau1373.c553 unsigned int pll_id = w->name[3] - '1'; in adau1373_pll_event() local
561 regmap_update_bits(adau1373->regmap, ADAU1373_PLL_CTRL6(pll_id), in adau1373_pll_event()
1252 static int adau1373_set_pll(struct snd_soc_component *component, int pll_id, in adau1373_set_pll() argument
1260 switch (pll_id) { in adau1373_set_pll()
1305 regmap_update_bits(adau1373->regmap, ADAU1373_PLL_CTRL6(pll_id), in adau1373_set_pll()
1308 regmap_update_bits(adau1373->regmap, ADAU1373_PLL_CTRL6(pll_id), in adau1373_set_pll()
1313 regmap_write(adau1373->regmap, ADAU1373_DPLL_CTRL(pll_id), in adau1373_set_pll()
1315 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL1(pll_id), pll_regs[0]); in adau1373_set_pll()
1316 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL2(pll_id), pll_regs[1]); in adau1373_set_pll()
1317 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL3(pll_id), pll_regs[2]); in adau1373_set_pll()
[all …]
H A Dalc5623.c520 static int alc5623_set_dai_pll(struct snd_soc_dai *codec_dai, int pll_id, in alc5623_set_dai_pll() argument
528 if (pll_id < ALC5623_PLL_FR_MCLK || pll_id > ALC5623_PLL_FR_BCK) in alc5623_set_dai_pll()
544 switch (pll_id) { in alc5623_set_dai_pll()
H A Dalc5632.c677 static int alc5632_set_dai_pll(struct snd_soc_dai *codec_dai, int pll_id, in alc5632_set_dai_pll() argument
685 if (pll_id < ALC5632_PLL_FR_MCLK || pll_id > ALC5632_PLL_FR_VBCLK) in alc5632_set_dai_pll()
704 switch (pll_id) { in alc5632_set_dai_pll()
/OK3568_Linux_fs/kernel/drivers/mfd/
H A Dtwl6040.c371 int twl6040_set_pll(struct twl6040 *twl6040, int pll_id, in twl6040_set_pll() argument
383 if (pll_id != twl6040->pll) { in twl6040_set_pll()
388 switch (pll_id) { in twl6040_set_pll()
412 if (twl6040->pll == pll_id) in twl6040_set_pll()
478 if (pll_id != twl6040->pll) in twl6040_set_pll()
500 dev_err(twl6040->dev, "unknown pll id %d\n", pll_id); in twl6040_set_pll()
506 twl6040->pll = pll_id; in twl6040_set_pll()
/OK3568_Linux_fs/kernel/sound/soc/fsl/
H A Dfsl-asoc-card.c48 u32 pll_id; member
188 if (codec_priv->pll_id && codec_priv->fll_id) { in fsl_asoc_card_hw_params()
195 codec_priv->pll_id, in fsl_asoc_card_hw_params()
230 if (!priv->streams && codec_priv->pll_id && codec_priv->fll_id) { in fsl_asoc_card_hw_free()
242 codec_priv->pll_id, 0, 0, 0); in fsl_asoc_card_hw_free()
627 priv->codec_priv.pll_id = WM8962_FLL; in fsl_asoc_card_probe()
632 priv->codec_priv.pll_id = WM8960_SYSCLK_AUTO; in fsl_asoc_card_probe()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dsdram_px30.h71 #define CRU_PLL_CON(pll_id, n) ((pll_id) * 0x20 + (n) * 4) argument
H A Dclock.h138 ulong pll_id) in rockchip_pll_get_rate() argument
144 void __iomem *base, ulong pll_id, in rockchip_pll_set_rate() argument
H A Dsdram_rk3328.h51 #define CRU_PLL_CON(pll_id, n) ((pll_id) * 0x20 + (n) * 4) argument
/OK3568_Linux_fs/kernel/drivers/video/fbdev/omap2/omapfb/dss/
H A Ddss.c166 void dss_ctrl_pll_enable(enum dss_pll_id pll_id, bool enable) in dss_ctrl_pll_enable() argument
176 switch (pll_id) { in dss_ctrl_pll_enable()
187 DSSERR("illegal DSS PLL ID %d\n", pll_id); in dss_ctrl_pll_enable()
195 void dss_ctrl_pll_set_control_mux(enum dss_pll_id pll_id, in dss_ctrl_pll_set_control_mux() argument
207 switch (pll_id) { in dss_ctrl_pll_set_control_mux()
221 switch (pll_id) { in dss_ctrl_pll_set_control_mux()
237 switch (pll_id) { in dss_ctrl_pll_set_control_mux()
/OK3568_Linux_fs/kernel/arch/arm/mach-rockchip/
H A Drv1106_pm.h69 #define RV1106_CRU_PLL_CON(pll_id, i) ((pll_id) * 0x20 + (i) * 4) argument

12345