Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_SDRAM_CFG2 (Results 1 – 25 of 25) sorted by relevance

/OK3568_Linux_fs/u-boot/board/freescale/corenet_ds/
H A Dp4080ds_ddr.c73 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x24401031 macro
93 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
125 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
157 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
189 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
221 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
253 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
285 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
317 .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_SDRAM_CFG2,
/OK3568_Linux_fs/u-boot/include/configs/km/
H A Dkm8321-common.h77 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
H A Dkm8309-common.h112 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
/OK3568_Linux_fs/u-boot/board/gdsys/mpc8308/
H A Dsdram.c55 out_be32(&im->ddr.sdram_cfg2, CONFIG_SYS_DDR_SDRAM_CFG2); in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/freescale/mpc8308rdb/
H A Dsdram.c54 out_be32(&im->ddr.sdram_cfg2, CONFIG_SYS_DDR_SDRAM_CFG2); in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/mpc8308_p1m/
H A Dsdram.c50 out_be32(&im->ddr.sdram_cfg2, CONFIG_SYS_DDR_SDRAM_CFG2); in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/freescale/mpc8315erdb/
H A Dsdram.c75 im->ddr.sdram_cfg2 = CONFIG_SYS_DDR_SDRAM_CFG2; in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/freescale/mpc832xemds/
H A Dmpc832xemds.c142 im->ddr.sdram_cfg2 = CONFIG_SYS_DDR_SDRAM_CFG2; in fixed_sdram()
/OK3568_Linux_fs/u-boot/include/configs/
H A Dkm8360.h89 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
H A Dmpc8308_p1m.h184 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ macro
H A DMPC8308RDB.h181 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ macro
H A DMPC8323ERDB.h133 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
H A DMPC832XEMDS.h146 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
H A DMPC8315ERDB.h153 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ macro
H A Dhrcon.h172 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ macro
H A DMPC837XERDB.h200 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00001000 /* 1 posted refresh */ macro
H A DMPC837XEMDS.h174 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00001000 /* 1 posted refresh */ macro
H A Dstrider.h174 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ macro
H A DMPC8349EMDS.h119 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
/OK3568_Linux_fs/u-boot/board/freescale/mpc8323erdb/
H A Dmpc8323erdb.c119 im->ddr.sdram_cfg2 = CONFIG_SYS_DDR_SDRAM_CFG2; in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/freescale/mpc837xerdb/
H A Dmpc837xerdb.c117 im->ddr.sdram_cfg2 = CONFIG_SYS_DDR_SDRAM_CFG2; in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/freescale/mpc8349emds/
H A Dmpc8349emds.c109 im->ddr.sdram_cfg2 = CONFIG_SYS_DDR_SDRAM_CFG2; in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/keymile/km83xx/
H A Dkm83xx.c305 out_be32(&im->ddr.sdram_cfg2, CONFIG_SYS_DDR_SDRAM_CFG2); in fixed_sdram()
/OK3568_Linux_fs/u-boot/board/freescale/mpc837xemds/
H A Dmpc837xemds.c277 im->ddr.sdram_cfg2 = CONFIG_SYS_DDR_SDRAM_CFG2; in fixed_sdram()
/OK3568_Linux_fs/u-boot/scripts/
H A Dconfig_whitelist.txt2729 CONFIG_SYS_DDR_SDRAM_CFG2