Home
last modified time | relevance | path

Searched refs:CLK_PWM2_SEL_SHIFT (Results 1 – 14 of 14) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/
H A Dcru_rv1103b.h215 CLK_PWM2_SEL_SHIFT = 14, enumerator
216 CLK_PWM2_SEL_MASK = 1 << CLK_PWM2_SEL_SHIFT,
H A Dcru_rv1106.h224 CLK_PWM2_SEL_SHIFT = 11, enumerator
225 CLK_PWM2_SEL_MASK = 0x3 << CLK_PWM2_SEL_SHIFT,
H A Dcru_rv1126.h290 CLK_PWM2_SEL_SHIFT = 15, enumerator
291 CLK_PWM2_SEL_MASK = 1 << CLK_PWM2_SEL_SHIFT,
H A Dcru_rv1126b.h324 CLK_PWM2_SEL_SHIFT = 10, enumerator
325 CLK_PWM2_SEL_MASK = 0x1 << CLK_PWM2_SEL_SHIFT,
H A Dcru_rk3588.h243 CLK_PWM2_SEL_SHIFT = 14, enumerator
244 CLK_PWM2_SEL_MASK = 3 << CLK_PWM2_SEL_SHIFT,
H A Dcru_rk3568.h458 CLK_PWM2_SEL_SHIFT = 10, enumerator
459 CLK_PWM2_SEL_MASK = 3 << CLK_PWM2_SEL_SHIFT,
H A Dcru_rk3576.h331 CLK_PWM2_SEL_SHIFT = 6, enumerator
332 CLK_PWM2_SEL_MASK = 3 << CLK_PWM2_SEL_SHIFT,
/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rv1103b.c495 sel = (con & CLK_PWM2_SEL_MASK) >> CLK_PWM2_SEL_SHIFT; in rv1103b_pwm_get_clk()
537 src_clk << CLK_PWM2_SEL_SHIFT); in rv1103b_pwm_set_clk()
H A Dclk_rv1106.c637 sel = (con & CLK_PWM2_SEL_MASK) >> CLK_PWM2_SEL_SHIFT; in rv1106_pwm_get_clk()
682 src_clk << CLK_PWM2_SEL_SHIFT); in rv1106_pwm_set_clk()
H A Dclk_rv1126.c886 sel = (con & CLK_PWM2_SEL_MASK) >> CLK_PWM2_SEL_SHIFT; in rv1126_pwm_get_clk()
901 CLK_PWM2_SEL_XIN24M << CLK_PWM2_SEL_SHIFT); in rv1126_pwm_set_clk()
909 CLK_PWM2_SEL_GPLL << CLK_PWM2_SEL_SHIFT); in rv1126_pwm_set_clk()
H A Dclk_rv1126b.c594 sel = (con & CLK_PWM2_SEL_MASK) >> CLK_PWM2_SEL_SHIFT; in rv1126b_pwm_get_clk()
645 src_clk << CLK_PWM2_SEL_SHIFT); in rv1126b_pwm_set_clk()
H A Dclk_rk3588.c586 sel = (con & CLK_PWM2_SEL_MASK) >> CLK_PWM2_SEL_SHIFT; in rk3588_pwm_get_clk()
634 src_clk << CLK_PWM2_SEL_SHIFT); in rk3588_pwm_set_clk()
H A Dclk_rk3576.c633 sel = (con & CLK_PWM2_SEL_MASK) >> CLK_PWM2_SEL_SHIFT; in rk3576_pwm_get_clk()
677 src_clk << CLK_PWM2_SEL_SHIFT); in rk3576_pwm_set_clk()
H A Dclk_rk3568.c1173 sel = (con & CLK_PWM2_SEL_MASK) >> CLK_PWM2_SEL_SHIFT; in rk3568_pwm_get_clk()
1214 src_clk << CLK_PWM2_SEL_SHIFT); in rk3568_pwm_set_clk()