| /optee_os/core/arch/arm/plat-poplar/ |
| H A D | platform_config.h | 101 #define DRAM0_SIZE 0x80000000 macro
103 #define DRAM0_SIZE 0x40000000 macro
109 #define DRAM0_SIZE_NSEC (DRAM0_SIZE - DRAM0_BASE_NSEC)
|
| /optee_os/core/arch/arm/plat-automotive_rd/ |
| H A D | platform_config.h | 19 #define DRAM0_SIZE SIZE_2G macro
43 #define DRAM0_SIZE SIZE_2G macro
|
| H A D | main.c | 17 register_ddr(DRAM0_BASE, DRAM0_SIZE);
|
| /optee_os/core/arch/arm/plat-vexpress/ |
| H A D | platform_config.h | 101 #define DRAM0_SIZE 0x7f000000 macro
122 #define DRAM0_SIZE 0x7F000000 macro
|
| /optee_os/core/arch/arm/plat-rpi5/ |
| H A D | platform_config.h | 20 #define DRAM0_SIZE 0x200000000 macro
|
| /optee_os/core/arch/arm/plat-rpi3/ |
| H A D | platform_config.h | 69 #define DRAM0_SIZE 0x40000000 macro
|
| /optee_os/core/arch/arm/plat-synquacer/ |
| H A D | platform_config.h | 30 #define DRAM0_SIZE 0x80000000 macro
|
| /optee_os/core/arch/arm/plat-d02/ |
| H A D | platform_config.h | 68 #define DRAM0_SIZE 0x50000000 macro
|
| /optee_os/core/arch/arm/plat-nuvoton/ |
| H A D | platform_config.h | 15 #define DRAM0_SIZE 0x40000000 /* 1G DDR */ macro
|
| /optee_os/core/arch/arm/plat-uniphier/ |
| H A D | platform_config.h | 50 #define DRAM0_SIZE (CFG_DRAM0_SIZE - CFG_DRAM0_RSV_SIZE) macro
|
| H A D | main.c | 30 register_ddr(DRAM0_BASE, DRAM0_SIZE);
|
| /optee_os/core/arch/arm/plat-qcom/ |
| H A D | platform_config.h | 17 #define DRAM0_SIZE UL(0x80000000) macro
|
| H A D | main.c | 24 register_ddr(DRAM0_BASE, DRAM0_SIZE);
|
| /optee_os/core/arch/arm/plat-totalcompute/ |
| H A D | platform_config.h | 29 #define DRAM0_SIZE 0x7d000000 macro
|
| H A D | main.c | 25 register_ddr(DRAM0_BASE, DRAM0_SIZE);
|
| /optee_os/core/arch/arm/plat-versal2/ |
| H A D | main.c | 32 register_ddr(DRAM0_BASE, DRAM0_SIZE);
|
| H A D | platform_config.h | 45 #define DRAM0_SIZE 0x80000000 macro
|
| /optee_os/core/arch/arm/plat-corstone1000/ |
| H A D | platform_config.h | 21 #define DRAM0_SIZE CFG_DDR_SIZE macro
|
| H A D | main.c | 17 register_ddr(DRAM0_BASE, DRAM0_SIZE);
|
| /optee_os/core/arch/arm/plat-versal/ |
| H A D | platform_config.h | 34 #define DRAM0_SIZE 0x80000000 macro
|
| /optee_os/core/arch/arm/plat-sprd/ |
| H A D | platform_config.h | 52 #define DRAM0_SIZE 0x20000000 macro
|
| /optee_os/core/arch/arm/plat-telechips/tcc805x/ |
| H A D | platform_config.h | 46 #define DRAM0_SIZE U(0xA0000000) /* 2.5 GiB */ macro
|
| /optee_os/core/arch/arm/plat-telechips/ |
| H A D | main.c | 21 register_ddr(DRAM0_BASE, DRAM0_SIZE);
|
| /optee_os/core/arch/arm/plat-mediatek/ |
| H A D | platform_config.h | 36 #define DRAM0_SIZE 0x80000000 macro
|
| /optee_os/core/arch/arm/plat-hikey/ |
| H A D | platform_config.h | 109 #define DRAM0_SIZE (CFG_TZDRAM_START - DRAM0_BASE) macro
|