Home
last modified time | relevance | path

Searched refs:PLL_HPLL (Results 1 – 25 of 28) sorted by relevance

12

/OK3568_Linux_fs/u-boot/include/dt-bindings/clock/
H A Dast2500-scu.h8 #define PLL_HPLL 1 macro
H A Drv1126-cru.h68 #define PLL_HPLL 4 macro
H A Drk3562-cru.h16 #define PLL_HPLL 4 macro
H A Drk3568-cru.h14 #define PLL_HPLL 2 macro
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Drv1126-evb-uvc.dtsi10 <&cru PLL_HPLL>, <&cru ARMCLK>,
H A Drv1126-ai-cam.dtsi106 <&cru PLL_HPLL>, <&cru ARMCLK>,
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A DOK3568-C.dts110 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL> , <&cru PLL_GPLL>;
H A D.OK3568-C.dtb.pre.tmp
H A Drv1126.dtsi901 <&cru PLL_HPLL>, <&cru ARMCLK>,
/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Drv1126-cru.h69 #define PLL_HPLL 4 macro
H A Drk3562-cru.h16 #define PLL_HPLL 4 macro
H A Drk3568-cru.h14 #define PLL_HPLL 2 macro
/OK3568_Linux_fs/u-boot/drivers/clk/aspeed/
H A Dclk_ast2500.c123 case PLL_HPLL: in ast2500_clk_get_rate()
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3568.c74 [GPLL] = PLL(pll_rk3328, PLL_HPLL, RK3568_PLL_CON(16),
82 [HPLL] = PLL(pll_rk3328, PLL_HPLL, RK3568_PMU_PLL_CON(16),
101 RK3568_CLK_DUMP(PLL_HPLL, "hpll", false),
385 case PLL_HPLL: in rk3568_pmuclk_get_rate()
427 case PLL_HPLL: in rk3568_pmuclk_set_rate()
3110 } else if (parent->id == PLL_HPLL) { in rk3568_dclk_vop_set_parent()
H A Dclk_rk3562.c51 [HPLL] = PLL(pll_rk3328, PLL_HPLL, RK3562_PLL_CON(40),
90 RK3562_CLK_DUMP(PLL_HPLL, "hpll"),
1375 case PLL_HPLL: in rk3562_clk_get_rate()
1505 case PLL_HPLL: in rk3562_clk_set_rate()
H A Dclk_rv1126.c66 [HPLL] = PLL(pll_rk3328, PLL_HPLL, RV1126_PLL_CON(24),
85 RV1126_CLK_DUMP(PLL_HPLL, "hpll", true),
1632 case PLL_HPLL: in rv1126_clk_get_rate()
1754 case PLL_HPLL: in rv1126_clk_set_rate()
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3562.dtsi1141 <&cru PLL_GPLL>, <&cru PLL_CPLL>, <&cru PLL_HPLL>;
2253 assigned-clock-parents = <&cru PLL_HPLL>;
2277 assigned-clock-parents = <&cru PLL_HPLL>;
2304 assigned-clock-parents = <&cru PLL_HPLL>;
2324 assigned-clock-parents = <&cru PLL_HPLL>;
2347 assigned-clock-parents = <&cru PLL_HPLL>;
H A Drk3566-rk817-tablet.dts1216 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-evb.dtsi1861 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-toybrick.dtsi1796 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A DOK3568-C-common.dtsi1544 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>, <&cru PLL_GPLL>;
H A DOK-x-U40-common.dtsi1763 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>, <&cru PLL_GPLL>;
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rv1126.c242 [hpll] = PLL(pll_rk3328, PLL_HPLL, "hpll", mux_pll_p,
249 [hpll] = PLL(pll_rk3328, PLL_HPLL, "hpll", mux_pll_p,
H A Dclk-rk3562.c132 [hpll] = PLL(pll_rk3328, PLL_HPLL, "hpll", mux_pll_p,
H A Dclk-rk3568.c323 [hpll] = PLL(pll_rk3328, PLL_HPLL, "hpll", mux_pll_p,

12