Home
last modified time | relevance | path

Searched refs:CPLD_WRITE (Results 1 – 19 of 19) sorted by relevance

/OK3568_Linux_fs/u-boot/board/freescale/ls1043ardb/
H A Dcpld.c39 CPLD_WRITE(soft_mux_on, reg4 | CPLD_SW_MUX_BANK_SEL | 1); in cpld_set_altbank()
41 CPLD_WRITE(cfg_rcw_src1, reg5); in cpld_set_altbank()
42 CPLD_WRITE(cfg_rcw_src2, reg6); in cpld_set_altbank()
45 CPLD_WRITE(vbank, reg7); in cpld_set_altbank()
47 CPLD_WRITE(system_rst, 1); in cpld_set_altbank()
60 CPLD_WRITE(soft_mux_on, reg4 | CPLD_SW_MUX_BANK_SEL | 1); in cpld_set_defbank()
62 CPLD_WRITE(cfg_rcw_src1, reg5); in cpld_set_defbank()
63 CPLD_WRITE(cfg_rcw_src2, reg6); in cpld_set_defbank()
65 CPLD_WRITE(vbank, 0); in cpld_set_defbank()
67 CPLD_WRITE(system_rst, 1); in cpld_set_defbank()
[all …]
H A Dcpld.h36 #define CPLD_WRITE(reg, value) \ macro
/OK3568_Linux_fs/u-boot/board/freescale/ls1046ardb/
H A Dcpld.c39 CPLD_WRITE(soft_mux_on, reg4 | CPLD_SW_MUX_BANK_SEL | 1); in cpld_set_altbank()
41 CPLD_WRITE(cfg_rcw_src1, reg5); in cpld_set_altbank()
42 CPLD_WRITE(cfg_rcw_src2, reg6); in cpld_set_altbank()
45 CPLD_WRITE(vbank, reg7); in cpld_set_altbank()
47 CPLD_WRITE(system_rst, 1); in cpld_set_altbank()
60 CPLD_WRITE(soft_mux_on, reg4 | CPLD_SW_MUX_BANK_SEL | 1); in cpld_set_defbank()
62 CPLD_WRITE(cfg_rcw_src1, reg5); in cpld_set_defbank()
63 CPLD_WRITE(cfg_rcw_src2, reg6); in cpld_set_defbank()
65 CPLD_WRITE(vbank, 0); in cpld_set_defbank()
67 CPLD_WRITE(system_rst, 1); in cpld_set_defbank()
[all …]
H A Dcpld.h41 #define CPLD_WRITE(reg, value) \ macro
/OK3568_Linux_fs/u-boot/board/freescale/p2041rdb/
H A Dcpld.c43 CPLD_WRITE(system_rst, 1); in __cpld_reset()
54 CPLD_WRITE(sw_ctl_on, reg5 | CPLD_SWITCH_BANK_ENABLE); in __cpld_set_altbank()
55 CPLD_WRITE(fbank_sel, 1); in __cpld_set_altbank()
56 CPLD_WRITE(system_rst, 1); in __cpld_set_altbank()
66 CPLD_WRITE(system_rst_default, 1); in __cpld_set_defbank()
130 CPLD_WRITE(serdes_mux, reg); in cpld_cmd()
H A Dcpld.h55 #define CPLD_WRITE(reg, value) cpld_write(offsetof(cpld_data_t, reg), value) macro
H A Dp2041rdb.c112 CPLD_WRITE(serdes_mux, mux); in board_config_lanes_mux()
/OK3568_Linux_fs/u-boot/board/freescale/t208xrdb/
H A Dcpld.c33 CPLD_WRITE(flash_csr, reg); in cpld_set_altbank()
34 CPLD_WRITE(reset_ctl, CPLD_LBMAP_RESET); in cpld_set_altbank()
43 CPLD_WRITE(flash_csr, reg); in cpld_set_defbank()
44 CPLD_WRITE(reset_ctl, CPLD_LBMAP_RESET); in cpld_set_defbank()
H A Dcpld.h31 #define CPLD_WRITE(reg, value) \ macro
H A Dt208xrdb.c109 CPLD_WRITE(reset_ctl, reg); in misc_init_r()
/OK3568_Linux_fs/u-boot/board/freescale/t102xrdb/
H A Dcpld.c39 CPLD_WRITE(flash_csr, reg); in cpld_set_altbank()
40 CPLD_WRITE(reset_ctl1, CPLD_LBMAP_RESET); in cpld_set_altbank()
52 CPLD_WRITE(flash_csr, reg); in cpld_set_defbank()
53 CPLD_WRITE(reset_ctl1, CPLD_LBMAP_RESET); in cpld_set_defbank()
H A Dt102xrdb.c107 CPLD_WRITE(misc_ctl_status, reg & ~CPLD_PCIE_SGMII_MUX); in board_mux_lane()
110 CPLD_WRITE(misc_ctl_status, reg | CPLD_PCIE_SGMII_MUX); in board_mux_lane()
112 CPLD_WRITE(boot_override, CPLD_OVERRIDE_MUX_EN); in board_mux_lane()
173 CPLD_WRITE(reset_ctl1, CPLD_LBMAP_RESET); in board_reset()
H A Dcpld.h34 #define CPLD_WRITE(reg, value)\ macro
/OK3568_Linux_fs/u-boot/board/freescale/t104xrdb/
H A Dcpld.c43 CPLD_WRITE(flash_ctl_status, reg); in cpld_set_altbank()
44 CPLD_WRITE(reset_ctl1, CPLD_LBMAP_RESET); in cpld_set_altbank()
56 CPLD_WRITE(flash_ctl_status, reg); in cpld_set_defbank()
57 CPLD_WRITE(reset_ctl1, CPLD_LBMAP_RESET); in cpld_set_defbank()
H A Dt104xrdb.c100 CPLD_WRITE(misc_ctl_status, CPLD_READ(misc_ctl_status) | in misc_init_r()
105 CPLD_WRITE(misc_ctl_status, CPLD_READ(misc_ctl_status) | in misc_init_r()
110 CPLD_WRITE(sfp_ctl_status, CPLD_READ(sfp_ctl_status) | in misc_init_r()
120 CPLD_WRITE(int_mask, CPLD_INT_MASK_ALL & in misc_init_r()
H A Dcpld.h43 #define CPLD_WRITE(reg, value)\ macro
H A Ddiu.c73 CPLD_WRITE(sfp_ctl_status , sw & ~(CPLD_DIU_SEL_DFP)); in platform_diu_init()
/OK3568_Linux_fs/u-boot/board/freescale/t4rdb/
H A Dcpld.c52 CPLD_WRITE(vbank, altbank); in cpld_set_altbank()
54 CPLD_WRITE(software_on, override | CPLD_BANK_SEL_EN); in cpld_set_altbank()
55 CPLD_WRITE(sys_reset, CPLD_SYSTEM_RESET); in cpld_set_altbank()
72 CPLD_WRITE(global_reset, val); in cpld_set_defbank()
H A Dcpld.h47 #define CPLD_WRITE(reg, value) \ macro