Home
last modified time | relevance | path

Searched refs:ACLK_VIO0 (Results 1 – 15 of 15) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3128.c441 case ACLK_VIO0: in rk3128_vop_set_clk()
477 case ACLK_VIO0: in rk3128_vop_get_rate()
578 case ACLK_VIO0: in rk3128_clk_get_rate()
648 case ACLK_VIO0: in rk3128_clk_set_rate()
H A Dclk_rv1108.c566 case ACLK_VIO0: in rv1108_clk_get_rate()
611 case ACLK_VIO0: in rv1108_clk_set_rate()
H A Dclk_rk3288.c562 case ACLK_VIO0: in rockchip_vop_set_clk()
1188 case ACLK_VIO0: in rk3288_clk_set_rate()
/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Drk3128-cru.h76 #define ACLK_VIO0 192 macro
H A Drv1108-cru.h94 #define ACLK_VIO0 200 macro
H A Drk3288-cru.h120 #define ACLK_VIO0 211 macro
/OK3568_Linux_fs/u-boot/include/dt-bindings/clock/
H A Drk3128-cru.h76 #define ACLK_VIO0 192 macro
H A Drv1108-cru.h95 #define ACLK_VIO0 200 macro
H A Drk3288-cru.h118 #define ACLK_VIO0 211 macro
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Drk3128.dtsi67 clocks = <&cru ACLK_VIO0>, <&cru PCLK_HDMI>;
H A Drk312x.dtsi418 <&cru ACLK_VIO0>,
H A Drk3288.dtsi1007 <&cru ACLK_VIO0>, <&cru ACLK_VIO1>;
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3128.c269 COMPOSITE(ACLK_VIO0, "aclk_vio0", mux_pll_src_5plls_p, CLK_IS_CRITICAL,
H A Dclk-rv1108.c409 GATE(ACLK_VIO0, "aclk_vio0", "aclk_vio0_pre", 0,
H A Dclk-rk3288.c444 COMPOSITE(ACLK_VIO0, "aclk_vio0", mux_pll_src_cpll_gpll_usb480m_p, CLK_IGNORE_UNUSED,