Home
last modified time | relevance | path

Searched full:mipi (Results 1 – 25 of 827) sorted by relevance

12345678910>>...34

/OK3568_Linux_fs/kernel/drivers/gpu/host1x/
H A Dmipi.c131 struct tegra_mipi *mipi; member
136 static inline u32 tegra_mipi_readl(struct tegra_mipi *mipi, in tegra_mipi_readl() argument
139 return readl(mipi->regs + (offset << 2)); in tegra_mipi_readl()
142 static inline void tegra_mipi_writel(struct tegra_mipi *mipi, u32 value, in tegra_mipi_writel() argument
145 writel(value, mipi->regs + (offset << 2)); in tegra_mipi_writel()
148 static int tegra_mipi_power_up(struct tegra_mipi *mipi) in tegra_mipi_power_up() argument
153 err = clk_enable(mipi->clk); in tegra_mipi_power_up()
157 value = tegra_mipi_readl(mipi, MIPI_CAL_BIAS_PAD_CFG0); in tegra_mipi_power_up()
160 if (mipi->soc->needs_vclamp_ref) in tegra_mipi_power_up()
163 tegra_mipi_writel(mipi, value, MIPI_CAL_BIAS_PAD_CFG0); in tegra_mipi_power_up()
[all …]
/OK3568_Linux_fs/kernel/drivers/soundwire/
H A Dmipi_disco.c5 * MIPI Discovery And Configuration (DisCo) Specification for SoundWire
38 "mipi-sdw-sw-interface-revision", in sdw_master_read_prop()
43 "mipi-sdw-link-%d-subproperties", bus->link_id); in sdw_master_read_prop()
52 "mipi-sdw-clock-stop-mode0-supported")) in sdw_master_read_prop()
56 "mipi-sdw-clock-stop-mode1-supported")) in sdw_master_read_prop()
60 "mipi-sdw-max-clock-frequency", in sdw_master_read_prop()
63 nval = fwnode_property_count_u32(link, "mipi-sdw-clock-frequencies-supported"); in sdw_master_read_prop()
73 "mipi-sdw-clock-frequencies-supported", in sdw_master_read_prop()
89 nval = fwnode_property_count_u32(link, "mipi-sdw-supported-clock-gears"); in sdw_master_read_prop()
99 "mipi-sdw-supported-clock-gears", in sdw_master_read_prop()
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/media/
H A Drockchip-mipi-dphy.txt1 Rockchip SoC MIPI RX D-PHY
6 "rockchip,rk1808-mipi-dphy-rx"
7 "rockchip,rk3288-mipi-dphy"
8 "rockchip,rk3326-mipi-dphy"
9 "rockchip,rk3368-mipi-dphy"
10 "rockchip,rk3399-mipi-dphy"
16 MIPI RX0 D-PHY use registers in "general register files", it
18 MIPI TX1RX1 D-PHY have its own registers, it must have a reg property.
22 - rockchip,grf: MIPI TX1RX1 D-PHY not only has its own register but also
23 the GRF, so it is only necessary for MIPI TX1RX1 D-PHY.
[all …]
H A Dimx7-mipi-csi2.txt1 Freescale i.MX7 Mipi CSI2
7 This is the device node for the MIPI CSI-2 receiver core in i.MX7 SoC. It is
12 - compatible : "fsl,imx7-mipi-csi2";
14 - interrupts : should contain MIPI CSIS interrupt;
25 provides power to MIPI CSIS core;
48 - data-lanes : (required) an array specifying active physical MIPI-CSI2
56 mipi_csi: mipi-csi@30750000 {
60 compatible = "fsl,imx7-mipi-csi2";
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/tegra/
H A Dnvidia,tegra114-mipi.txt1 NVIDIA Tegra MIPI pad calibration controller
4 - compatible: "nvidia,tegra<chip>-mipi"
9 - mipi-cal
10 - #nvidia,mipi-calibrate-cells: Should be 1. The cell is a bitmask of the pads
13 User nodes need to contain an nvidia,mipi-calibrate property that has a
19 mipi: mipi@700e3000 {
20 compatible = "nvidia,tegra114-mipi";
23 clock-names = "mipi-cal";
24 #nvidia,mipi-calibrate-cells = <1>;
35 nvidia,mipi-calibrate = <&mipi 0x060>;
/OK3568_Linux_fs/u-boot/arch/arm/mach-exynos/include/mach/
H A Dmipi_dsim.h63 /* MIPI DSI Processor-to-Peripheral transaction types */
112 * struct mipi_dsim_config - interface for configuring mipi-dsi controller.
122 * In VSYNC pulse and Vporch area, MIPI DSI master transfers only HSYNC
123 * start packet to MIPI DSI slave at MIPI DSI spec1.1r02.
228 * struct mipi_dsim_device - global interface for mipi-dsi driver.
230 * @dsim_config: infomation for configuring mipi-dsi controller.
231 * @master_ops: callbacks to mipi-dsi operations.
233 * (it would be registered by mipi-dsi driver.)
235 * (it would be registered by mipi-dsi driver.)
236 * @state: specifies status of MIPI-DSI controller.
[all …]
/OK3568_Linux_fs/kernel/include/video/
H A Dmipi_display.h3 * Defines for Mobile Industry Processor Interface (MIPI(R))
13 /* MIPI DSI Processor-to-Peripheral transaction types */
66 /* MIPI DSI Peripheral-to-Processor transaction types */
78 /* MIPI DCS commands */
111 MIPI_DCS_SET_PARTIAL_ROWS = 0x30, /* MIPI DCS 1.02 - MIPI_DCS_SET_PARTIAL_AREA before that */
128 MIPI_DCS_SET_DISPLAY_BRIGHTNESS = 0x51, /* MIPI DCS 1.3 */
129 MIPI_DCS_GET_DISPLAY_BRIGHTNESS = 0x52, /* MIPI DCS 1.3 */
130 MIPI_DCS_WRITE_CONTROL_DISPLAY = 0x53, /* MIPI DCS 1.3 */
131 MIPI_DCS_GET_CONTROL_DISPLAY = 0x54, /* MIPI DCS 1.3 */
132 MIPI_DCS_WRITE_POWER_SAVE = 0x55, /* MIPI DCS 1.3 */
[all …]
/OK3568_Linux_fs/kernel/drivers/media/platform/rockchip/cif/
H A Dversion.h15 *1. Support the mipi vc multi-channel input in cif driver for rk1808
19 *3. Support cif works with mipi channel for rk3288
29 *2. support vicap + mipi(single) for rv1126
30 *3. support vicap + mipi hdr for rv1126
38 *3. support mipi yuv
40 *5. support cif compact mode(lvds & mipi) can be set from user space
44 *1. support dvp and mipi/lvds run simultaneously
47 *4. support rk1808 mipi interface in kernel-4.19
65 *5. mipi csi host add cru rst
66 *6. support wake up mode with mipi
[all …]
/OK3568_Linux_fs/u-boot/include/
H A Dmipi_display.h2 * Defines for Mobile Industry Processor Interface (MIPI(R))
16 /* MIPI DSI Processor-to-Peripheral transaction types */
69 /* MIPI DSI Peripheral-to-Processor transaction types */
81 /* MIPI DCS commands */
123 MIPI_DCS_SET_DISPLAY_BRIGHTNESS = 0x51, /* MIPI DCS 1.3 */
124 MIPI_DCS_GET_DISPLAY_BRIGHTNESS = 0x52, /* MIPI DCS 1.3 */
125 MIPI_DCS_WRITE_CONTROL_DISPLAY = 0x53, /* MIPI DCS 1.3 */
126 MIPI_DCS_GET_CONTROL_DISPLAY = 0x54, /* MIPI DCS 1.3 */
127 MIPI_DCS_WRITE_POWER_SAVE = 0x55, /* MIPI DCS 1.3 */
128 MIPI_DCS_GET_POWER_SAVE = 0x56, /* MIPI DCS 1.3 */
[all …]
/OK3568_Linux_fs/kernel/Documentation/admin-guide/media/
H A Dimx.rst32 camera sensors over Parallel, BT.656/1120, and MIPI CSI-2 buses.
66 - MIPI CSI-2 Receiver for camera sensors with the MIPI CSI-2 bus
84 - Supports parallel, BT.565, and MIPI CSI-2 interfaces.
115 MIPI CSI-2 OV5640 sensor, requires the i.MX6 MIPI CSI-2 receiver. But
117 therefore does not require the MIPI CSI-2 receiver, so it is missing in
137 imx6-mipi-csi2
140 This is the MIPI CSI-2 receiver entity. It has one sink pad to receive
141 the MIPI CSI-2 stream (usually from a MIPI CSI-2 camera sensor). It has
142 four source pads, corresponding to the four MIPI CSI-2 demuxed virtual
146 This entity actually consists of two sub-blocks. One is the MIPI CSI-2
[all …]
H A Dimx7.rst16 - MIPI CSI-2 Receiver
20 MIPI Camera Input ---> MIPI CSI-2 --- > |\
36 imx7-mipi-csi2
39 This is the MIPI CSI-2 receiver entity. It has one sink pad to receive the pixel
40 data from MIPI CSI-2 camera sensor. It has one source pad, corresponding to the
48 sensor with a parallel interface or from MIPI CSI-2 virtual channel 0. It has
55 can interface directly with Parallel and MIPI CSI-2 buses. It has 256 x 64 FIFO
76 On this platform an OV2680 MIPI CSI-2 module is connected to the internal MIPI
83 media-ctl -l "'ov2680 1-0036':0 -> 'imx7-mipi-csis.0':0[1]"
84 media-ctl -l "'imx7-mipi-csis.0':1 -> 'csi-mux':1[1]"
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/exynos/
H A Dexynos_dsim.txt1 Exynos MIPI DSI Master
5 "samsung,exynos3250-mipi-dsi" /* for Exynos3250/3472 SoCs */
6 "samsung,exynos4210-mipi-dsi" /* for Exynos4 SoCs */
7 "samsung,exynos5410-mipi-dsi" /* for Exynos5410/5420/5440 SoCs */
8 "samsung,exynos5422-mipi-dsi" /* for Exynos5422/5800 SoCs */
9 "samsung,exynos5433-mipi-dsi" /* for Exynos5433 SoCs */
19 - vddcore-supply: MIPI DSIM Core voltage supply (e.g. 1.1V)
20 - vddio-supply: MIPI DSIM I/O and PLL voltage supply (e.g. 1.8V)
23 according to DSI host bindings (see MIPI DSI bindings [1])
32 Should contain DSI peripheral nodes (see MIPI DSI bindings [1]).
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/drm/
H A DKconfig37 Driver for Maxim MAX96755F GMSL2 Serializer with MIPI-DSI Input.
62 Driver for ROHM clockless serdes with MIPI or LVDS Input.
97 tristate "Rockchip INNO MIPI PHY driver"
100 Enable this to support the Rockchip MIPI PHY
111 tristate "Rockchip INNO MIPI/LVDS/TTL PHY driver"
114 Enable this to support the Rockchip MIPI/LVDS/TTL PHY
126 tristate "Rockchip specific extensions for Synopsys DW MIPI DSI"
133 enable MIPI DSI on RK3288 based SoC, you should selet this
137 tristate "Rockchip specific extensions for Synopsys DW MIPI DSI2"
144 for the Synopsys DesignWare MIPI DSI2 driver. If you want to
[all …]
/OK3568_Linux_fs/kernel/Documentation/driver-api/soundwire/
H A Dsummary.rst5 SoundWire is a new interface ratified in 2015 by the MIPI Alliance.
58 The MIPI SoundWire specification uses the term 'device' to refer to a Master
69 Programs all the MIPI-defined Slave registers. Represents a SoundWire
77 Driver controlling the Slave device. MIPI-specified registers are controlled
91 Bus implements API to read standard Master MIPI properties and also provides
133 MIPI specification, so Bus calls the "sdw_master_port_ops" callback
141 The MIPI specification requires each Slave interface to expose a unique
154 board-file, ACPI or DT. The MIPI Software specification defines additional
181 For capabilities, Bus implements API to read standard Slave MIPI properties
198 SoundWire MIPI specification 1.1 is available at:
[all …]
/OK3568_Linux_fs/kernel/drivers/staging/media/atomisp/pci/
H A Dia_css_mipi.h20 * This file contains MIPI support functionality
31 /* @brief Specify a CSS MIPI frame buffer.
39 * Specifies a CSS MIPI frame buffer: size in memory words (32B).
45 /* @brief Register size of a CSS MIPI frame for check during capturing.
51 * Register size of a CSS MIPI frame to check during capturing. Up to
61 /* @brief Calculate the size of a mipi frame.
65 * @param[in] format The frame (MIPI) format.
66 * @param[in] hasSOLandEOL Whether frame (MIPI) contains (optional) SOL and EOF packets.
68 * @param size_mem_words The mipi frame size in memory words (32B).
71 * Calculate the size of a mipi frame, based on the resolution and format.
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/rockchip/
H A Ddw_mipi_dsi_rockchip.txt1 Rockchip specific extensions to the Synopsys Designware MIPI DSI
8 "rockchip,px30-mipi-dsi", "snps,dw-mipi-dsi"
9 "rockchip,rk3288-mipi-dsi", "snps,dw-mipi-dsi"
10 "rockchip,rk3399-mipi-dsi", "snps,dw-mipi-dsi"
26 - power-domains: a phandle to mipi dsi power domain node.
35 mipi_dsi: mipi@ff960000 {
38 compatible = "rockchip,rk3288-mipi-dsi", "snps,dw-mipi-dsi";
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/phy/
H A Drockchip-mipi-dphy-rx0.yaml4 $id: http://devicetree.org/schemas/phy/rockchip-mipi-dphy-rx0.yaml#
7 title: Rockchip SoC MIPI RX0 D-PHY Device Tree Bindings
14 The Rockchip SoC has a MIPI D-PHY bus with an RX0 entry which connects to
19 const: rockchip,rk3399-mipi-dphy-rx0
23 - description: MIPI D-PHY ref clock
24 - description: MIPI D-PHY RX0 cfg clock
53 * MIPI D-PHY RX0 use registers in "general register files", it
65 mipi_dphy_rx0: mipi-dphy-rx0 {
66 compatible = "rockchip,rk3399-mipi-dphy-rx0";
H A Dphy-rockchip-inno-mipi-dphy.txt1 ROCKCHIP MIPI DPHY WITH INNO IP BLOCK
5 "rockchip,rk1808-mipi-dphy";
6 "rockchip,rv1126-mipi-dphy";
7 - reg : the address offset of register for mipi-dphy configuration.
17 - resets : phandle to the reset of MIPI DSI PHY APB clock.
21 mipi_dphy: mipi-dphy@ff370000 {
22 compatible = "rockchip,rk1808-mipi-dphy";
H A Dallwinner,sun6i-a31-mipi-dphy.yaml4 $id: http://devicetree.org/schemas/phy/allwinner,sun6i-a31-mipi-dphy.yaml#
7 title: Allwinner A31 MIPI D-PHY Controller Device Tree Bindings
19 - const: allwinner,sun6i-a31-mipi-dphy
21 - const: allwinner,sun50i-a64-mipi-dphy
22 - const: allwinner,sun6i-a31-mipi-dphy
53 compatible = "allwinner,sun6i-a31-mipi-dphy";
/OK3568_Linux_fs/kernel/drivers/gpu/drm/hisilicon/kirin/kirin960/
H A Ddw_drm_dsi.c3 * DesignWare MIPI DSI Host Controller v1.02 driver
150 struct mipi_panel_info *mipi = NULL; in get_dsi_phy_ctrl() local
190 mipi = &dsi->mipi; in get_dsi_phy_ctrl()
320 if (mipi->rg_vrefsel_vcm_clk_adjust != 0) in get_dsi_phy_ctrl()
322 ((mipi->rg_vrefsel_vcm_clk_adjust & 0x0F) << 4); in get_dsi_phy_ctrl()
324 if (mipi->rg_vrefsel_vcm_data_adjust != 0) in get_dsi_phy_ctrl()
326 (mipi->rg_vrefsel_vcm_data_adjust & 0x0F); in get_dsi_phy_ctrl()
338 clk_post = 600 * accuracy + 52 * ui + mipi->clk_post_adjust * ui; in get_dsi_phy_ctrl()
341 clk_pre = 8 * ui + mipi->clk_pre_adjust * ui; in get_dsi_phy_ctrl()
344 clk_t_hs_exit = 1000 * accuracy + mipi->clk_t_hs_exit_adjust * ui; in get_dsi_phy_ctrl()
[all …]
/OK3568_Linux_fs/kernel/drivers/media/i2c/
H A Dit6616.c5 * it6616 HDMI to MIPI CSI-2 bridge driver.
510 struct mipi_bus mipi; member
1013 struct regmap *mipi = it6616->mipi_regmap; in it6616_mipi_tx_get_video_stable() local
1016 reg09h = it6616_mipi_tx_read(mipi, 0x09); in it6616_mipi_tx_get_video_stable()
1023 struct bus_para *bus_para = &it6616->mipi.bus_para_config; in it6616_mipitx_init_bus_para()
1193 struct regmap *mipi = it6616->mipi_regmap; in it6616_mipi_tx_get_packet_fire_state() local
1197 lp_cmd_fifo = it6616_mipi_tx_read(mipi, 0x71) & 0x0F; in it6616_mipi_tx_get_packet_fire_state()
1198 link_data_fifo = it6616_mipi_tx_read(mipi, 0x72); in it6616_mipi_tx_get_packet_fire_state()
1242 struct regmap *mipi = it6616->mipi_regmap; in it6616_mipi_tx_fire_packet() local
1244 it6616_mipi_tx_write(mipi, 0x75, dcs_setting_table[cmd_name].cmd); in it6616_mipi_tx_fire_packet()
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/soundwire/
H A Dqcom,sdw.txt57 More info in MIPI Alliance SoundWire 1.0 Specifications.
64 More info in MIPI Alliance SoundWire 1.0 Specifications.
72 More info in MIPI Alliance SoundWire 1.0 Specifications.
78 More info in MIPI Alliance SoundWire 1.0 Specifications.
87 More info in MIPI Alliance SoundWire 1.0 Specifications.
95 More info in MIPI Alliance SoundWire 1.0 Specifications.
103 More info in MIPI Alliance SoundWire 1.0 Specifications.
112 More info in MIPI Alliance SoundWire 1.0 Specifications.
121 More info in MIPI Alliance SoundWire 1.0 Specifications.
131 More info in MIPI Alliance SoundWire 1.0 Specifications.
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/media/xilinx/
H A Dxlnx,csi2rxss.yaml7 title: Xilinx MIPI CSI-2 Receiver Subsystem
13 The Xilinx MIPI CSI-2 Receiver Subsystem is used to capture MIPI CSI-2
16 The subsystem consists of a MIPI D-PHY in slave mode which captures the
17 data packets. This is passed along the MIPI CSI-2 Rx IP which extracts the
20 For more details, please refer to PG232 Xilinx MIPI CSI-2 Receiver Subsystem.
21 Please note that this bindings includes only the MIPI CSI-2 Rx controller
28 - xlnx,mipi-csi2-rx-subsystem-5.0
121 connects to MIPI CSI-2 source like sensor.
201 compatible = "xlnx,mipi-csi2-rx-subsystem-5.0";
223 /* MIPI CSI-2 Camera handle */
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/mediatek/
H A Dmediatek,dsi.txt5 drive up to 4-lane MIPI DSI output. Two DSIs can be synchronized for dual-
16 - phys: phandle link to the MIPI D-PHY controller.
22 MIPI TX Configuration Module
25 The MIPI TX configuration module controls the MIPI D-PHY.
28 - compatible: "mediatek,<chip>-mipi-tx"
45 mipi_tx0: mipi-dphy@10215000 {
46 compatible = "mediatek,mt8173-mipi-tx";
/OK3568_Linux_fs/kernel/drivers/gpu/drm/panel/
H A DKconfig39 24 bit RGB per pixel. It provides a MIPI DSI interface to
79 KD35T133 controller for 320x480 LCD panels with MIPI-DSI
89 4-lane 800x1280 MIPI DSI panel.
92 tristate "Feiyang FY07024DI26A30-D MIPI-DSI LCD panel"
98 Feiyang FY07024DI26A30-D MIPI-DSI interface.
125 24 bit RGB per pixel. It provides a MIPI DSI interface to
147 24 bit RGB per pixel. It provides a MIPI DSI interface to
158 24 bit RGB per pixel. It provides a MIPI DSI interface to
169 24 bit RGB per pixel. It provides a MIPI DSI interface to
221 tristate "Mantix MLAF057WE51-X MIPI-DSI LCD panel"
[all …]

12345678910>>...34