Home
last modified time | relevance | path

Searched +full:0 +full:x5400 (Results 1 – 25 of 49) sorted by relevance

12

/OK3568_Linux_fs/kernel/drivers/misc/habanalabs/include/gaudi/asic_reg/
H A Dgaudi_blocks.h16 #define mmNIC0_PHY0_BASE 0x0ull
17 #define NIC0_PHY0_MAX_OFFSET 0x9F13
18 #define mmMME0_ACC_BASE 0x7FFC020000ull
19 #define MME0_ACC_MAX_OFFSET 0x5C00
20 #define MME0_ACC_SECTION 0x20000
21 #define mmMME0_SBAB_BASE 0x7FFC040000ull
22 #define MME0_SBAB_MAX_OFFSET 0x5800
23 #define MME0_SBAB_SECTION 0x1000
24 #define mmMME0_PRTN_BASE 0x7FFC041000ull
25 #define MME0_PRTN_MAX_OFFSET 0x5000
[all …]
/OK3568_Linux_fs/kernel/drivers/power/supply/
H A Dmax17040_battery.c23 #define MAX17040_VCELL 0x02
24 #define MAX17040_SOC 0x04
25 #define MAX17040_MODE 0x06
26 #define MAX17040_VER 0x08
27 #define MAX17040_CONFIG 0x0C
28 #define MAX17040_STATUS 0x1A
29 #define MAX17040_CMD 0xFE
34 #define MAX17040_RCOMP_DEFAULT 0x9700
36 #define MAX17040_ATHD_MASK 0x3f
37 #define MAX17040_ALSC_MASK 0x40
[all …]
/OK3568_Linux_fs/kernel/drivers/bus/
H A Domap_l3_smx.h14 #define L3_COMPONENT 0x000
15 #define L3_CORE 0x018
16 #define L3_AGENT_CONTROL 0x020
17 #define L3_AGENT_STATUS 0x028
18 #define L3_ERROR_LOG 0x058
23 #define L3_ERROR_LOG_ADDR 0x060
26 #define L3_SI_CONTROL 0x020
27 #define L3_SI_FLAG_STATUS_0 0x510
31 #define L3_STATUS_0_MPUIA_BRST (shift << 0)
95 #define L3_SI_FLAG_STATUS_1 0x530
[all …]
/OK3568_Linux_fs/kernel/drivers/media/dvb-frontends/
H A Dlgdt3305.h16 LGDT3305_MPEG_PARALLEL = 0,
21 LGDT3305_TPCLK_RISING_EDGE = 0,
26 LGDT3305_TPCLK_GATED = 0,
31 LGDT3305_TP_VALID_LOW = 0,
36 LGDT3305 = 0,
48 u16 usref_8vsb; /* default: 0x32c4 */
49 u16 usref_qam64; /* default: 0x5400 */
50 u16 usref_qam256; /* default: 0x2a80 */
52 /* disable i2c repeater - 0:repeater enabled 1:repeater disabled */
55 /* spectral inversion - 0:disabled 1:enabled */
[all …]
H A Dstv6111.c46 { 2572, 0 },
82 { 1548, 0 },
118 { 4870, 0x3000 },
119 { 4850, 0x3C00 },
120 { 4800, 0x4500 },
121 { 4750, 0x4800 },
122 { 4700, 0x4B00 },
123 { 4650, 0x4D00 },
124 { 4600, 0x4F00 },
125 { 4550, 0x5100 },
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/sound/
H A Damlogic,aiu.yaml90 reg = <0x5400 0x2ac>;
/OK3568_Linux_fs/kernel/drivers/media/usb/gspca/
H A Dw996Xcf.c54 Return 0 on success, -1 otherwise.
62 if (sd->gspca_dev.usb_err < 0) in w9968cf_write_fsb()
70 ret = usb_control_msg(udev, usb_sndctrlpipe(udev, 0), 0, in w9968cf_write_fsb()
72 value, 0x06, sd->gspca_dev.usb_buf, 6, 500); in w9968cf_write_fsb()
73 if (ret < 0) { in w9968cf_write_fsb()
81 Return 0 on success, a negative number otherwise.
87 if (sd->gspca_dev.usb_err < 0) in w9968cf_write_sb()
96 usb_sndctrlpipe(sd->gspca_dev.dev, 0), in w9968cf_write_sb()
97 0, in w9968cf_write_sb()
99 value, 0x01, NULL, 0, 500); in w9968cf_write_sb()
[all …]
/OK3568_Linux_fs/u-boot/drivers/gpio/
H A Dtegra186_gpio.c69 return 0; in tegra186_gpio_set_out()
85 return 0; in tegra186_gpio_set_val()
98 ret = tegra186_gpio_set_val(dev, offset, value != 0); in tegra186_gpio_direction_output()
125 return tegra186_gpio_set_val(dev, offset, value != 0); in tegra186_gpio_set_value()
146 gpio = args->args[0]; in tegra186_gpio_xlate()
152 desc->flags = args->args[1] & GPIO_ACTIVE_LOW ? GPIOD_ACTIVE_LOW : 0; in tegra186_gpio_xlate()
154 return 0; in tegra186_gpio_xlate()
180 return 0; in tegra186_gpio_bind()
186 for (port = 0; port < ctlr_data->port_count; port++) { in tegra186_gpio_bind()
203 return 0; in tegra186_gpio_bind()
[all …]
/OK3568_Linux_fs/kernel/drivers/media/i2c/
H A Dar0822.c7 * V0.0X01.0X00 first version.
8 * V0.0X01.0X01 support conversion gain switch.
9 * V0.0X01.0X02 add debug interface for conversion gain switch.
10 * V0.0X01.0X03 support enum sensor fmt
11 * V0.0X01.0X04 add quick stream on/off
34 #define DRIVER_VERSION KERNEL_VERSION(0, 0x01, 0x04)
50 #define CHIP_ID 0x0F56
51 #define AR0822_REG_CHIP_ID 0x3000
53 #define AR0822_REG_CTRL_MODE 0x301A
54 #define AR0822_MODE_SW_STANDBY 0x0018
[all …]
H A Dov13850.c7 * V0.0X01.0X01 add poweron function.
8 * V0.0X01.0X02 fix mclk issue when probe multiple camera.
9 * V0.0X01.0X03 add enum_frame_interval function.
10 * V0.0X01.0X04 add quick stream on/off
11 * V0.0X01.0X05 add function g_mbus_config
32 #define DRIVER_VERSION KERNEL_VERSION(0, 0x01, 0x05)
43 #define CHIP_ID 0x00d850
44 #define OV13850_REG_CHIP_ID 0x300a
46 #define OV13850_REG_CTRL_MODE 0x0100
47 #define OV13850_MODE_SW_STANDBY 0x0
[all …]
/OK3568_Linux_fs/prebuilts/gcc/linux-x86/aarch64/gcc-arm-10.3-2021.07-x86_64-aarch64-none-linux-gnu/aarch64-none-linux-gnu/libc/usr/share/i18n/locales/
H A Dkm_KH270 collating-symbol <X5400>
506 <X5400>
764 <U0078> <X5400>;<X0005>;<X0005>;IGNORE
765 <U0058> <X5400>;<X0005>;<X008F>;IGNORE
900 p_cs_precedes 0
901 p_sep_by_space 0
902 n_cs_precedes 0
903 n_sep_by_space 0
906 int_p_cs_precedes 0
907 int_p_sep_by_space 0
[all …]
/OK3568_Linux_fs/prebuilts/gcc/linux-x86/arm/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/arm-none-linux-gnueabihf/libc/usr/share/i18n/locales/
H A Dkm_KH270 collating-symbol <X5400>
506 <X5400>
764 <U0078> <X5400>;<X0005>;<X0005>;IGNORE
765 <U0058> <X5400>;<X0005>;<X008F>;IGNORE
900 p_cs_precedes 0
901 p_sep_by_space 0
902 n_cs_precedes 0
903 n_sep_by_space 0
906 int_p_cs_precedes 0
907 int_p_sep_by_space 0
[all …]
/OK3568_Linux_fs/u-boot/drivers/usb/eth/
H A Dr8152_fw.c14 0x08, 0xe0, 0x40, 0xe0, 0x78, 0xe0, 0x85, 0xe0,
15 0x5d, 0xe1, 0xa1, 0xe1, 0xa3, 0xe1, 0xab, 0xe1,
16 0x31, 0xc3, 0x60, 0x72, 0xa0, 0x49, 0x10, 0xf0,
17 0xa4, 0x49, 0x0e, 0xf0, 0x2c, 0xc3, 0x62, 0x72,
18 0x26, 0x70, 0x80, 0x49, 0x05, 0xf0, 0x2f, 0x48,
19 0x62, 0x9a, 0x24, 0x70, 0x60, 0x98, 0x24, 0xc3,
20 0x60, 0x99, 0x23, 0xc3, 0x00, 0xbb, 0x2c, 0x75,
21 0xdc, 0x21, 0xbc, 0x25, 0x04, 0x13, 0x0a, 0xf0,
22 0x03, 0x13, 0x08, 0xf0, 0x02, 0x13, 0x06, 0xf0,
23 0x01, 0x13, 0x04, 0xf0, 0x08, 0x13, 0x02, 0xf0,
[all …]
/OK3568_Linux_fs/kernel/arch/mips/include/asm/
H A Dcpu.h16 register 15, select 0) is defined in this (backwards compatible) way:
24 that bits 16-23 have been 0 for all MIPS processors before the MIPS32/64
28 #define PRID_OPT_MASK 0xff000000
34 #define PRID_COMP_MASK 0xff0000
36 #define PRID_COMP_LEGACY 0x000000
37 #define PRID_COMP_MIPS 0x010000
38 #define PRID_COMP_BROADCOM 0x020000
39 #define PRID_COMP_ALCHEMY 0x030000
40 #define PRID_COMP_SIBYTE 0x040000
41 #define PRID_COMP_SANDCRAFT 0x050000
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/marvell/mvpp2/
H A Dmvpp2.h28 #define MVPP2_XDP_PASS 0
29 #define MVPP2_XDP_DROPPED BIT(0)
34 #define MVPP2_RX_DATA_FIFO_SIZE_REG(port) (0x00 + 4 * (port))
35 #define MVPP2_RX_ATTR_FIFO_SIZE_REG(port) (0x20 + 4 * (port))
36 #define MVPP2_RX_MIN_PKT_SIZE_REG 0x60
37 #define MVPP2_RX_FIFO_INIT_REG 0x64
38 #define MVPP22_TX_FIFO_THRESH_REG(port) (0x8840 + 4 * (port))
39 #define MVPP22_TX_FIFO_SIZE_REG(port) (0x8860 + 4 * (port))
42 #define MVPP2_RX_CTRL_REG(port) (0x140 + 4 * (port))
43 #define MVPP2_RX_LOW_LATENCY_PKT_SIZE(s) (((s) & 0xfff) << 16)
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/amd/
H A Dariadne.h17 * Publication #16907, Rev. B, Amendment/0, May 1994
62 #define CSR0 0x0000 /* - PCnet-ISA Controller Status */
63 #define CSR1 0x0100 /* - IADR[15:0] */
64 #define CSR2 0x0200 /* - IADR[23:16] */
65 #define CSR3 0x0300 /* - Interrupt Masks and Deferral Control */
66 #define CSR4 0x0400 /* - Test and Features Control */
67 #define CSR6 0x0600 /* RCV/XMT Descriptor Table Length */
68 #define CSR8 0x0800 /* - Logical Address Filter, LADRF[15:0] */
69 #define CSR9 0x0900 /* - Logical Address Filter, LADRF[31:16] */
70 #define CSR10 0x0a00 /* - Logical Address Filter, LADRF[47:32] */
[all …]
/OK3568_Linux_fs/kernel/sound/soc/codecs/
H A Drt1016.c32 {RT1016_VOL_CTRL_3, 0x8900},
33 {RT1016_ANA_CTRL_1, 0xa002},
34 {RT1016_ANA_CTRL_2, 0x0002},
35 {RT1016_CLOCK_4, 0x6700},
36 {RT1016_CLASSD_3, 0xdc55},
37 {RT1016_CLASSD_4, 0x376a},
38 {RT1016_CLASSD_5, 0x009f},
42 {0x00, 0x0000},
43 {0x01, 0x5400},
44 {0x02, 0x5506},
[all …]
/OK3568_Linux_fs/kernel/drivers/regulator/
H A Dqcom_spmi-regulator.c24 #define SPMI_REGULATOR_PIN_CTRL_ENABLE_NONE 0x00
25 #define SPMI_REGULATOR_PIN_CTRL_ENABLE_EN0 0x01
26 #define SPMI_REGULATOR_PIN_CTRL_ENABLE_EN1 0x02
27 #define SPMI_REGULATOR_PIN_CTRL_ENABLE_EN2 0x04
28 #define SPMI_REGULATOR_PIN_CTRL_ENABLE_EN3 0x08
29 #define SPMI_REGULATOR_PIN_CTRL_ENABLE_HW_DEFAULT 0x10
32 #define SPMI_REGULATOR_PIN_CTRL_HPM_NONE 0x00
33 #define SPMI_REGULATOR_PIN_CTRL_HPM_EN0 0x01
34 #define SPMI_REGULATOR_PIN_CTRL_HPM_EN1 0x02
35 #define SPMI_REGULATOR_PIN_CTRL_HPM_EN2 0x04
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dvid.h26 #define SDMA0_REGISTER_OFFSET 0x0 /* not a register */
27 #define SDMA1_REGISTER_OFFSET 0x200 /* not a register */
30 #define KFD_VI_SDMA_QUEUE_OFFSET 0x80 /* not a register */
33 #define CRTC0_REGISTER_OFFSET (0x1b9c - 0x1b9c)
34 #define CRTC1_REGISTER_OFFSET (0x1d9c - 0x1b9c)
35 #define CRTC2_REGISTER_OFFSET (0x1f9c - 0x1b9c)
36 #define CRTC3_REGISTER_OFFSET (0x419c - 0x1b9c)
37 #define CRTC4_REGISTER_OFFSET (0x439c - 0x1b9c)
38 #define CRTC5_REGISTER_OFFSET (0x459c - 0x1b9c)
39 #define CRTC6_REGISTER_OFFSET (0x479c - 0x1b9c)
[all …]
/OK3568_Linux_fs/kernel/drivers/pinctrl/mediatek/
H A Dpinctrl-mt7629.c12 MTK_PIN(_number, _name, 0, _eint_n, DRV_GRP1)
15 PIN_FIELD(0, 78, 0x300, 0x10, 0, 4),
19 PIN_FIELD(0, 78, 0x0, 0x10, 0, 1),
23 PIN_FIELD(0, 78, 0x200, 0x10, 0, 1),
27 PIN_FIELD(0, 78, 0x100, 0x10, 0, 1),
31 PIN_FIELD(0, 10, 0x1000, 0x10, 0, 1),
32 PIN_FIELD(11, 18, 0x2000, 0x10, 0, 1),
33 PIN_FIELD(19, 32, 0x3000, 0x10, 0, 1),
34 PIN_FIELD(33, 48, 0x4000, 0x10, 0, 1),
35 PIN_FIELD(49, 50, 0x5000, 0x10, 0, 1),
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/amlogic/
H A Dmeson-gx.dtsi29 hwrom_reserved: hwrom@0 {
30 reg = <0x0 0x0 0x0 0x1000000>;
36 reg = <0x0 0x10000000 0x0 0x200000>;
42 reg = <0x0 0x05000000 0x0 0x300000>;
48 reg = <0x0 0x05300000 0x0 0x2000000>;
55 size = <0x0 0x10000000>;
56 alignment = <0x0 0x400000>;
84 #address-cells = <0x2>;
85 #size-cells = <0x0>;
87 cpu0: cpu@0 {
[all …]
/OK3568_Linux_fs/u-boot/include/dt-bindings/pinctrl/
H A Dstm32f746-pinfunc.h4 #define STM32F746_PA0_FUNC_GPIO 0x0
5 #define STM32F746_PA0_FUNC_TIM2_CH1_TIM2_ETR 0x2
6 #define STM32F746_PA0_FUNC_TIM5_CH1 0x3
7 #define STM32F746_PA0_FUNC_TIM8_ETR 0x4
8 #define STM32F746_PA0_FUNC_USART2_CTS 0x8
9 #define STM32F746_PA0_FUNC_UART4_TX 0x9
10 #define STM32F746_PA0_FUNC_SAI2_SD_B 0xb
11 #define STM32F746_PA0_FUNC_ETH_MII_CRS 0xc
12 #define STM32F746_PA0_FUNC_EVENTOUT 0x10
13 #define STM32F746_PA0_FUNC_ANALOG 0x11
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/intersil/p54/
H A Dp54usb.c45 {USB_DEVICE(0x0411, 0x0050)}, /* Buffalo WLI2-USB2-G54 */
46 {USB_DEVICE(0x045e, 0x00c2)}, /* Microsoft MN-710 */
47 {USB_DEVICE(0x0506, 0x0a11)}, /* 3COM 3CRWE254G72 */
48 {USB_DEVICE(0x0675, 0x0530)}, /* DrayTek Vigor 530 */
49 {USB_DEVICE(0x06b9, 0x0120)}, /* Thomson SpeedTouch 120g */
50 {USB_DEVICE(0x0707, 0xee06)}, /* SMC 2862W-G */
51 {USB_DEVICE(0x07aa, 0x001c)}, /* Corega CG-WLUSB2GT */
52 {USB_DEVICE(0x083a, 0x4501)}, /* Accton 802.11g WN4501 USB */
53 {USB_DEVICE(0x083a, 0x4502)}, /* Siemens Gigaset USB Adapter */
54 {USB_DEVICE(0x083a, 0x5501)}, /* Phillips CPWUA054 */
[all …]
/OK3568_Linux_fs/kernel/drivers/scsi/
H A Dsense_codes.h7 SENSE_CODE(0x0000, "No additional sense information")
8 SENSE_CODE(0x0001, "Filemark detected")
9 SENSE_CODE(0x0002, "End-of-partition/medium detected")
10 SENSE_CODE(0x0003, "Setmark detected")
11 SENSE_CODE(0x0004, "Beginning-of-partition/medium detected")
12 SENSE_CODE(0x0005, "End-of-data detected")
13 SENSE_CODE(0x0006, "I/O process terminated")
14 SENSE_CODE(0x0007, "Programmable early warning detected")
15 SENSE_CODE(0x0011, "Audio play operation in progress")
16 SENSE_CODE(0x0012, "Audio play operation paused")
[all …]
/OK3568_Linux_fs/kernel/arch/ia64/kernel/
H A Divt.S37 * // 0x1c00 Entry 7 (size 64 bundles) Data Key Miss (12,51)
63 #if 0
66 # define PSR_DEFAULT_BITS 0
69 #if 0
93 // 0x0000 Entry 0 (size 64 bundles) VHPT Translation (8,20,47)
95 DBG_FAULT(0)
150 (p7) dep r17=r18,r17,3,(PAGE_SHIFT-6) // r17=pgd_offset for region[0-4]
151 cmp.eq p7,p6=0,r21 // unused address bits all zeroes?
158 ld8 r17=[r17] // get *pgd (may be 0)
165 (p7) ld8 r29=[r28] // get *pud (may be 0)
[all …]

12