Home
last modified time | relevance | path

Searched +full:0 +full:x308 (Results 1 – 25 of 217) sorted by relevance

123456789

/OK3568_Linux_fs/u-boot/drivers/pinctrl/rockchip/
H A Dpinctrl-rk3308.c18 .bank_num = 0,
21 .route_offset = 0x314,
22 .route_val = BIT(16 + 0) | BIT(0),
28 .route_offset = 0x314,
35 .route_offset = 0x314,
39 .bank_num = 0,
42 .route_offset = 0x314,
49 .route_offset = 0x314,
56 .route_offset = 0x308,
63 .route_offset = 0x308,
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_indep_power/include/
H A Daidmp.h35 #define MFGID_ARM 0x43b
36 #define MFGID_BRCM 0x4bf
37 #define MFGID_MIPS 0x4a7
40 #define CC_SIM 0
43 #define CC_VERIF 0xb
44 #define CC_OPTIMO 0xd
45 #define CC_GEN 0xe
46 #define CC_PRIMECELL 0xf
49 #define ER_EROMENTRY 0x000
50 #define ER_REMAPCONTROL 0xe00
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd/include/
H A Daidmp.h28 #define MFGID_ARM 0x43b
29 #define MFGID_BRCM 0x4bf
30 #define MFGID_MIPS 0x4a7
33 #define CC_SIM 0
36 #define CC_VERIF 0xb
37 #define CC_OPTIMO 0xd
38 #define CC_GEN 0xe
39 #define CC_PRIMECELL 0xf
42 #define ER_EROMENTRY 0x000
43 #define ER_REMAPCONTROL 0xe00
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/bcmdhd/include/
H A Daidmp.h28 #define MFGID_ARM 0x43b
29 #define MFGID_BRCM 0x4bf
30 #define MFGID_MIPS 0x4a7
33 #define CC_SIM 0
36 #define CC_VERIF 0xb
37 #define CC_OPTIMO 0xd
38 #define CC_GEN 0xe
39 #define CC_PRIMECELL 0xf
42 #define ER_EROMENTRY 0x000
43 #define ER_REMAPCONTROL 0xe00
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/infineon/include/
H A Daidmp.h36 #define MFGID_ARM 0x43b
37 #define MFGID_BRCM 0x4bf
38 #define MFGID_MIPS 0x4a7
41 #define CC_SIM 0
44 #define CC_VERIF 0xb
45 #define CC_OPTIMO 0xd
46 #define CC_GEN 0xe
47 #define CC_PRIMECELL 0xf
50 #define ER_EROMENTRY 0x000
51 #define ER_REMAPCONTROL 0xe00
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/infineon/bcmdhd/include/
H A Daidmp.h36 #define MFGID_ARM 0x43b
37 #define MFGID_BRCM 0x4bf
38 #define MFGID_MIPS 0x4a7
41 #define CC_SIM 0
44 #define CC_VERIF 0xb
45 #define CC_OPTIMO 0xd
46 #define CC_GEN 0xe
47 #define CC_PRIMECELL 0xf
50 #define ER_EROMENTRY 0x000
51 #define ER_REMAPCONTROL 0xe00
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/cywdhd/bcmdhd/include/
H A Daidmp.h36 #define MFGID_ARM 0x43b
37 #define MFGID_BRCM 0x4bf
38 #define MFGID_MIPS 0x4a7
41 #define CC_SIM 0
44 #define CC_VERIF 0xb
45 #define CC_OPTIMO 0xd
46 #define CC_GEN 0xe
47 #define CC_PRIMECELL 0xf
50 #define ER_EROMENTRY 0x000
51 #define ER_REMAPCONTROL 0xe00
[all …]
/OK3568_Linux_fs/kernel/include/soc/rockchip/
H A Drk3399_grf.h13 #define RK3399_PMUGRF_OS_REG2 0x308
/OK3568_Linux_fs/kernel/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hwio.h13 #define DISP_INTF_SEL 0x004
14 #define INTR_EN 0x010
15 #define INTR_STATUS 0x014
16 #define INTR_CLEAR 0x018
17 #define INTR2_EN 0x008
18 #define INTR2_STATUS 0x00c
19 #define INTR2_CLEAR 0x02c
20 #define HIST_INTR_EN 0x01c
21 #define HIST_INTR_STATUS 0x020
22 #define HIST_INTR_CLEAR 0x024
[all …]
/OK3568_Linux_fs/kernel/arch/arm/mach-pxa/
H A Dmxm8x10.c329 .dev_id = "pxa2xx-mci.0",
374 [0] = {
376 .size = NB(0x002),
377 .offset = NB(0x000),
382 .size = NB(0x010),
383 .offset = NB(0x002),
388 .size = NB(0x36c),
389 .offset = NB(0x012)
393 .size = NB(0x082),
394 .offset = NB(0x37e),
[all …]
/OK3568_Linux_fs/kernel/include/dt-bindings/reset/
H A Dhisi,hi6220-resets.h9 #define PERIPH_RSTDIS0_MMC0 0x000
10 #define PERIPH_RSTDIS0_MMC1 0x001
11 #define PERIPH_RSTDIS0_MMC2 0x002
12 #define PERIPH_RSTDIS0_NANDC 0x003
13 #define PERIPH_RSTDIS0_USBOTG_BUS 0x004
14 #define PERIPH_RSTDIS0_POR_PICOPHY 0x005
15 #define PERIPH_RSTDIS0_USBOTG 0x006
16 #define PERIPH_RSTDIS0_USBOTG_32K 0x007
17 #define PERIPH_RSTDIS1_HIFI 0x100
18 #define PERIPH_RSTDIS1_DIGACODEC 0x105
[all …]
/OK3568_Linux_fs/kernel/arch/parisc/include/asm/
H A Dropes.h47 #if DELAYED_RESOURCE_CNT > 0
56 #define SBA_SEARCH_SAMPLE 0x100
89 #define ASTRO_RUNWAY_PORT 0x582
90 #define IKE_MERCED_PORT 0x803
91 #define REO_MERCED_PORT 0x804
92 #define REOG_MERCED_PORT 0x805
93 #define PLUTO_MCKINLEY_PORT 0x880
111 #define SBA_PDIR_VALID_BIT 0x8000000000000000ULL
113 #define SBA_AGPGART_COOKIE 0x0000badbadc0ffeeULL
115 #define SBA_FUNC_ID 0x0000 /* function id */
[all …]
/OK3568_Linux_fs/u-boot/drivers/pinctrl/
H A Dpinctrl-rockchip.c18 #define RK_FUNC_GPIO 0
42 #define IOMUX_GPIO_ONLY BIT(0)
69 DRV_TYPE_IO_DEFAULT = 0,
85 PULL_TYPE_IO_DEFAULT = 0,
98 ROUTE_TYPE_DEFAULT = 0,
222 .pull_type[0] = pull0, \
270 .pull_type[0] = pull0, \
298 .pull_type[0] = pull0, \
417 return 0; in rockchip_verify_config()
423 .pin = 0,
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/st/
H A Dclkgen-fsyn.c26 #define PLL_BW_GOODREF (0L)
78 .nrst = { CLKGEN_FIELD(0x2f0, 0x1, 0),
79 CLKGEN_FIELD(0x2f0, 0x1, 1),
80 CLKGEN_FIELD(0x2f0, 0x1, 2),
81 CLKGEN_FIELD(0x2f0, 0x1, 3) },
82 .npda = CLKGEN_FIELD(0x2f0, 0x1, 12),
83 .nsb = { CLKGEN_FIELD(0x2f0, 0x1, 8),
84 CLKGEN_FIELD(0x2f0, 0x1, 9),
85 CLKGEN_FIELD(0x2f0, 0x1, 10),
86 CLKGEN_FIELD(0x2f0, 0x1, 11) },
[all …]
/OK3568_Linux_fs/kernel/include/linux/bcma/
H A Dbcma_driver_gmac_cmn.h7 #define BCMA_GMAC_CMN_STAG0 0x000
8 #define BCMA_GMAC_CMN_STAG1 0x004
9 #define BCMA_GMAC_CMN_STAG2 0x008
10 #define BCMA_GMAC_CMN_STAG3 0x00C
11 #define BCMA_GMAC_CMN_PARSER_CTL 0x020
12 #define BCMA_GMAC_CMN_MIB_MAX_LEN 0x024
13 #define BCMA_GMAC_CMN_PHY_ACCESS 0x100
14 #define BCMA_GMAC_CMN_PA_DATA_MASK 0x0000ffff
15 #define BCMA_GMAC_CMN_PA_ADDR_MASK 0x001f0000
17 #define BCMA_GMAC_CMN_PA_REG_MASK 0x1f000000
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/freescale/
H A Dimx8mp-pinfunc.h13 #define MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00 0x014 0x274 0x000 0x0 0x0
14 #define MX8MP_IOMUXC_GPIO1_IO00__CCM_ENET_PHY_REF_CLK_ROOT 0x014 0x274 0x000 0x1 0x0
15 #define MX8MP_IOMUXC_GPIO1_IO00__ISP_FL_TRIG_0 0x014 0x274 0x5D4 0x3 0x0
16 #define MX8MP_IOMUXC_GPIO1_IO00__CCM_EXT_CLK1 0x014 0x274 0x000 0x6 0x0
17 #define MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01 0x018 0x278 0x000 0x0 0x0
18 #define MX8MP_IOMUXC_GPIO1_IO01__PWM1_OUT 0x018 0x278 0x000 0x1 0x0
19 #define MX8MP_IOMUXC_GPIO1_IO01__ISP_SHUTTER_TRIG_0 0x018 0x278 0x5DC 0x3 0x0
20 #define MX8MP_IOMUXC_GPIO1_IO01__CCM_EXT_CLK2 0x018 0x278 0x000 0x6 0x0
21 #define MX8MP_IOMUXC_GPIO1_IO02__GPIO1_IO02 0x01C 0x27C 0x000 0x0 0x0
22 #define MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B 0x01C 0x27C 0x000 0x1 0x0
[all …]
H A Dimx8mn-pinfunc.h14 …ne MX8MN_IOMUXC_BOOT_MODE2_CCMSRCGPCMIX_BOOT_MODE2 0x020 0x25C 0x000 0x0 0x0
15 …ne MX8MN_IOMUXC_BOOT_MODE2_I2C1_SCL 0x020 0x25C 0x55C 0x1 0x3
16 …ne MX8MN_IOMUXC_BOOT_MODE3_CCMSRCGPCMIX_BOOT_MODE3 0x024 0x260 0x000 0x0 0x0
17 …ne MX8MN_IOMUXC_BOOT_MODE3_I2C1_SDA 0x024 0x260 0x56C 0x1 0x3
18 …ne MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x028 0x290 0x000 0x0 0x0
19 …ne MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT 0x028 0x290 0x000 0x1 0x0
20 …ne MX8MN_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K 0x028 0x290 0x000 0x5 0x0
21 …ne MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1 0x028 0x290 0x000 0x6 0x0
22 …ne MX8MN_IOMUXC_GPIO1_IO01_GPIO1_IO1 0x02C 0x294 0x000 0x0 0x0
23 …ne MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT 0x02C 0x294 0x000 0x1 0x0
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-davinci/include/mach/
H A Dpsc_defs.h15 unsigned int pid; /* 0x000 */
16 unsigned char rsvd0[16]; /* 0x004 */
17 unsigned char rsvd1[4]; /* 0x014 */
18 unsigned int inteval; /* 0x018 */
19 unsigned char rsvd2[36]; /* 0x01C */
20 unsigned int merrpr0; /* 0x040 */
21 unsigned int merrpr1; /* 0x044 */
22 unsigned char rsvd3[8]; /* 0x048 */
23 unsigned int merrcr0; /* 0x050 */
24 unsigned int merrcr1; /* 0x054 */
[all …]
/OK3568_Linux_fs/kernel/arch/s390/kernel/
H A Drelocate_kernel.S25 * 0xf000 is a page_mask
30 basr %r13,0 # base address
34 lg %r5,0(%r2) # read another word for indirection page
36 tml %r5,0x1 # is it a destination page?
39 nill %r6,0xf000 # mask it out and...
42 tml %r5,0x2 # is it a indirection page?
44 nill %r5,0xf000 # YES, mask out,
48 tml %r5,0x4 # is it the done indicator?
52 tml %r5,0x8 # it should be a source indicator...
55 nill %r8,0xf000 # masking
[all …]
/OK3568_Linux_fs/kernel/tools/arch/s390/include/uapi/asm/
H A Dsie.h6 { 0x10, "DIAG (0x10) release pages" }, \
7 { 0x44, "DIAG (0x44) time slice end" }, \
8 { 0x9c, "DIAG (0x9c) time slice end directed" }, \
9 { 0x204, "DIAG (0x204) logical-cpu utilization" }, \
10 { 0x258, "DIAG (0x258) page-reference services" }, \
11 { 0x288, "DIAG (0x288) watchdog functions" }, \
12 { 0x308, "DIAG (0x308) ipl functions" }, \
13 { 0x500, "DIAG (0x500) KVM virtio functions" }, \
14 { 0x501, "DIAG (0x501) KVM breakpoint" }
17 { 0x01, "SIGP sense" }, \
[all …]
/OK3568_Linux_fs/kernel/arch/s390/include/uapi/asm/
H A Dsie.h6 { 0x10, "DIAG (0x10) release pages" }, \
7 { 0x44, "DIAG (0x44) time slice end" }, \
8 { 0x9c, "DIAG (0x9c) time slice end directed" }, \
9 { 0x204, "DIAG (0x204) logical-cpu utilization" }, \
10 { 0x258, "DIAG (0x258) page-reference services" }, \
11 { 0x288, "DIAG (0x288) watchdog functions" }, \
12 { 0x308, "DIAG (0x308) ipl functions" }, \
13 { 0x500, "DIAG (0x500) KVM virtio functions" }, \
14 { 0x501, "DIAG (0x501) KVM breakpoint" }
17 { 0x01, "SIGP sense" }, \
[all …]
/OK3568_Linux_fs/kernel/drivers/misc/habanalabs/goya/
H A Dgoya_coresight.c20 #define SPMU_EVENT_TYPES_OFFSET 0x400
222 "Timeout while waiting for coresight, addr: 0x%llx, position: %d, up: %d\n", in goya_coresight_timeout()
227 return 0; in goya_coresight_timeout()
245 WREG32(base_reg + 0xFB0, CORESIGHT_UNLOCK); in goya_config_stm()
253 WREG32(base_reg + 0xE80, 0x80004); in goya_config_stm()
254 WREG32(base_reg + 0xD64, 7); in goya_config_stm()
255 WREG32(base_reg + 0xD60, 0); in goya_config_stm()
256 WREG32(base_reg + 0xD00, lower_32_bits(input->he_mask)); in goya_config_stm()
257 WREG32(base_reg + 0xD20, lower_32_bits(input->sp_mask)); in goya_config_stm()
258 WREG32(base_reg + 0xD60, 1); in goya_config_stm()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/meson/
H A Daxg.h19 #define HHI_MIPI_CNTL0 0x00
20 #define HHI_GP0_PLL_CNTL 0x40
21 #define HHI_GP0_PLL_CNTL2 0x44
22 #define HHI_GP0_PLL_CNTL3 0x48
23 #define HHI_GP0_PLL_CNTL4 0x4c
24 #define HHI_GP0_PLL_CNTL5 0x50
25 #define HHI_GP0_PLL_STS 0x54
26 #define HHI_GP0_PLL_CNTL1 0x58
27 #define HHI_HIFI_PLL_CNTL 0x80
28 #define HHI_HIFI_PLL_CNTL2 0x84
[all …]
/OK3568_Linux_fs/kernel/drivers/media/common/b2c2/
H A Dflexcop-reg.h11 FLEXCOP_UNK = 0,
18 FC_UNK = 0,
32 FC_USB = 0,
47 #define fc_data_Tag_ID_DVB 0x3e
48 #define fc_data_Tag_ID_ATSC 0x3f
49 #define fc_data_Tag_ID_IDSB 0x8b
51 #define fc_key_code_default 0x1
52 #define fc_key_code_even 0x2
53 #define fc_key_code_odd 0x3
64 FC_WRITE = 0,
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/arm/hisilicon/controller/
H A Dsysctrl.yaml58 cpu 2, reg + 0x4;
59 cpu 3, reg + 0x8;
99 ranges = <0 0x802000 0x1000>;
100 reg = <0x802000 0x1000>;
102 smp-offset = <0x31c>;
103 resume-offset = <0x308>;
104 reboot-offset = <0x4>;
106 clock: clock@0 {
108 reg = <0 0x10000>;
116 reg = <0x10000000 0x1000>;
[all …]

123456789