| 52ed157f | 19-Mar-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
fix(intel): reject non 4-byte align request size for FPGA Crypto Service (FCS)
This patch is to add size checking to make sure that each certificate and encryption/decryption request are 4-byte alig
fix(intel): reject non 4-byte align request size for FPGA Crypto Service (FCS)
This patch is to add size checking to make sure that each certificate and encryption/decryption request are 4-byte align as this driver is expecting. Unaligned size may indicate invalid/corrupted request hence will be rejected.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: Ib6f97849ec470e45679c5adc4fbfa3afd10eda90
show more ...
|
| 52cf9c2c | 25-Jun-2021 |
Kris Chaplin <kris.chaplin@linux.intel.com> |
feat(intel): add SMC support for HWMON voltage and temp sensor
Add support to read temperature and voltage using SMC command
Signed-off-by: Kris Chaplin <kris.chaplin@linux.intel.com> Signed-off-by
feat(intel): add SMC support for HWMON voltage and temp sensor
Add support to read temperature and voltage using SMC command
Signed-off-by: Kris Chaplin <kris.chaplin@linux.intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I806611610043906b720b5096728a5deb5d652b1d
show more ...
|
| 93a5b97e | 27-Apr-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
feat(intel): add SMC support for Get USERCODE
This patch adds SMC support for enquiring FPGA's User Code.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.
feat(intel): add SMC support for Get USERCODE
This patch adds SMC support for enquiring FPGA's User Code.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I82c1fa9390b6f7509b2284d51e199fb8b6a9b1ad
show more ...
|
| c026dfe3 | 27-Apr-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
fix(intel): extend SDM command to return the SDM firmware version
Updates intel_smc_fw_version function to read SDM firmware version in major/minor ACDS release number. Update CONFIG_STATUS Response
fix(intel): extend SDM command to return the SDM firmware version
Updates intel_smc_fw_version function to read SDM firmware version in major/minor ACDS release number. Update CONFIG_STATUS Response Data [1] bit0-23.
Return INTEL_SIP_SMC_STATUS_ERROR if unexpected firmware version is being retrieved.
Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I018ccbb961786a75dc6eb873b0f232e71341e1d2
show more ...
|
| c34b2a7a | 05-Feb-2021 |
Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> |
feat(intel): add SMC for enquiring firmware version
This command allows non-secure world software to enquire the version of currently running Secure Device Manager (SDM) firmware.
This will be usef
feat(intel): add SMC for enquiring firmware version
This command allows non-secure world software to enquire the version of currently running Secure Device Manager (SDM) firmware.
This will be useful in maintaining backward-compatibility as well as ensuring software cross-compabitility.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: Ibc23734d1135db74423da5e29655f9d32472a3b0
show more ...
|
| e40910e2 | 29-Dec-2020 |
Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> |
fix(intel): configuration status based on start request
Configuration status command now returns the result based on the last config start command made to the runtime software. The status type can b
fix(intel): configuration status based on start request
Configuration status command now returns the result based on the last config start command made to the runtime software. The status type can be either: - NO_REQUEST (default) - RECONFIGURATION - BITSTREAM_AUTH
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Change-Id: I97406abe09b49b9d9a5b43e62fe09eb23c729bff Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
show more ...
|
| 276a4366 | 28-Apr-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
fix(intel): bit-wise configuration flag handling
Change configuration type handling to bit-wise flag. This is to align with Linux's FPGA Manager definitions and promotes better compatibility.
Signe
fix(intel): bit-wise configuration flag handling
Change configuration type handling to bit-wise flag. This is to align with Linux's FPGA Manager definitions and promotes better compatibility.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I5aaf91d3fec538fe3f4fe8395d9adb47ec969434
show more ...
|
| 07915a4f | 20-Nov-2020 |
Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> |
fix(intel): get config status OK status
Config status have different OK requirement between MBOX_CONFIG_STATUS and MBOX_RECONFIG_STATUS request. This patch adds the checking to differentiate between
fix(intel): get config status OK status
Config status have different OK requirement between MBOX_CONFIG_STATUS and MBOX_RECONFIG_STATUS request. This patch adds the checking to differentiate between both command.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Change-Id: I45a4c3de460b031757dbcbd0b3a8055cb0a55aff Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
show more ...
|
| e0fc2d19 | 20-Nov-2020 |
Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> |
fix(intel): use macro as return value
SMC function should strictly return INTEL_SIP_SMC_STATUS macro. Directly returning value of variable status might cause confusion in calling software.
Signed-o
fix(intel): use macro as return value
SMC function should strictly return INTEL_SIP_SMC_STATUS macro. Directly returning value of variable status might cause confusion in calling software.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Change-Id: Iea17f4feaa5c917e8b995471f3019dba6ea8dcd3 Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
show more ...
|
| ef51b097 | 05-Nov-2020 |
Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> |
fix(intel): fix fpga config write return mechanism
This revert commit 279c8015fefcb544eb311b9052f417fc02ab84aa. The previous change breaks this feature compatibility with Linux driver. Hence, the fi
fix(intel): fix fpga config write return mechanism
This revert commit 279c8015fefcb544eb311b9052f417fc02ab84aa. The previous change breaks this feature compatibility with Linux driver. Hence, the fix for the earlier issue is going to be fixed in uboot instead.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I93220243bad65ed53322050d990544c7df4ce66b
show more ...
|
| 984e236e | 28-Apr-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
feat(intel): add SiP service for DCMF status
This patch adds 2 additional RSU SiP services for Intel SoCFPGA platforms: - INTEL_SIP_SMC_RSU_COPY_DCMF_STATUS stores current DCMF status in BL31 - IN
feat(intel): add SiP service for DCMF status
This patch adds 2 additional RSU SiP services for Intel SoCFPGA platforms: - INTEL_SIP_SMC_RSU_COPY_DCMF_STATUS stores current DCMF status in BL31 - INTEL_SIP_SMC_RSU_DCMF_STATUS is calling function for non-secure software to retrieve stored DCMF status
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: Ic7a3e6988c71ad4bf66c58a1d669956524dfdf11
show more ...
|
| 4c26957b | 01-Jul-2020 |
Chee Hong Ang <chee.hong.ang@intel.com> |
feat(intel): add RSU 'Max Retry' SiP SMC services
Add SiP SMC services to store/retrieve 'Max Retry' counter for Remote System Update (RSU).
Signed-off-by: Chee Hong Ang <chee.hong.ang@intel.com> S
feat(intel): add RSU 'Max Retry' SiP SMC services
Add SiP SMC services to store/retrieve 'Max Retry' counter for Remote System Update (RSU).
Signed-off-by: Chee Hong Ang <chee.hong.ang@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I17c1f0107ead64e6160954d26407f399003bcbd9
show more ...
|
| b7f3044e | 18-Jun-2020 |
Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> |
feat(intel): enable SMC SoC FPGA bridges enable/disable
Enable SoC FPGA bridges enable/disable from non-secure world through secure monitor calls
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <
feat(intel): enable SMC SoC FPGA bridges enable/disable
Enable SoC FPGA bridges enable/disable from non-secure world through secure monitor calls
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Change-Id: I4474abab9731923a61ff0e7eb2c2fa32048001cb Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
show more ...
|
| 44eb782e | 13-May-2020 |
Chee Hong Ang <chee.hong.ang@intel.com> |
feat(intel): add SMC/PSCI services for DCMF version support
Support get/store RSU DCMF version: INTEL_SIP_SMC_RSU_DCMF_VERSION - Get current DCMF version INTEL_SIP_SMC_RSU_COPY_DCMF_VERSION - Store
feat(intel): add SMC/PSCI services for DCMF version support
Support get/store RSU DCMF version: INTEL_SIP_SMC_RSU_DCMF_VERSION - Get current DCMF version INTEL_SIP_SMC_RSU_COPY_DCMF_VERSION - Store current DCMF version
Signed-off-by: Chee Hong Ang <chee.hong.ang@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I85ffbc0efc859736899d4812f040fd7be17c8d8d
show more ...
|
| 7e954dfc | 11-May-2021 |
Siew Chin Lim <elly.siew.chin.lim@intel.com> |
feat(intel): allow to access all register addresses if DEBUG=1
Allow to access all register addresses from SMC call if compile the code with DEBUG=1 for debugging purpose.
Signed-off-by: Siew Chin
feat(intel): allow to access all register addresses if DEBUG=1
Allow to access all register addresses from SMC call if compile the code with DEBUG=1 for debugging purpose.
Signed-off-by: Siew Chin Lim <elly.siew.chin.lim@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: Idd31827fb71307efbdbcceeaa05f6cb072842e10
show more ...
|
| ec4f28ec | 29-May-2020 |
Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> |
fix(intel): modify how configuration type is handled
This patch creates macros to handle different configuration types. These changes will help in adding new configuration types in the future.
Sign
fix(intel): modify how configuration type is handled
This patch creates macros to handle different configuration types. These changes will help in adding new configuration types in the future.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I5826a8e5942228a9ed376212f0df43b1605c0199
show more ...
|
| f0c40b89 | 27-Apr-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
feat(intel): support SiP SVC version
This command supports to return SiP SVC major and minor version.
Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.li
feat(intel): support SiP SVC version
This command supports to return SiP SVC major and minor version.
Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: Ia8bf678b8de0278aeaae748f24bdd05f8c9f9b47
show more ...
|
| ae19fef3 | 05-Aug-2020 |
Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> |
feat(intel): enable firewall for OCRAM in BL31
Set OCRAM as secure region and required privileged access in BL31 to prevent software running in normal world (non-secure) accessing memory region in O
feat(intel): enable firewall for OCRAM in BL31
Set OCRAM as secure region and required privileged access in BL31 to prevent software running in normal world (non-secure) accessing memory region in OCRAM which may contain sensitive information (e.g. FSBL, handoff data)
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Change-Id: Ib6b24efd69f49cd3f9aa4ef2ea9f1af5ce582bd6 Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
show more ...
|
| afa0b1a8 | 06-Aug-2020 |
Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> |
feat(intel): create source file for firewall configuration
Move codes that previously were part of system_manager driver into firewall driver which are more appropriate based on their functionalitie
feat(intel): create source file for firewall configuration
Move codes that previously were part of system_manager driver into firewall driver which are more appropriate based on their functionalities.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Change-Id: I35e9d792f35ee7491c2f306781417a0c8faae3fd Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
show more ...
|
| bc1a573d | 05-Aug-2020 |
Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> |
fix(intel): refactor NOC header
Refactor NOC header to be shareable across both Stratix 10 and Agilex platforms. This patch also removes redundant NOC declarations in system manager header file.
Si
fix(intel): refactor NOC header
Refactor NOC header to be shareable across both Stratix 10 and Agilex platforms. This patch also removes redundant NOC declarations in system manager header file.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Change-Id: I6348b67a8b54c2ad19327d6b8c25ae37d25e4b4a Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
show more ...
|
| 447e699f | 05-Aug-2021 |
Boon Khai Ng <boon.khai.ng@intel.com> |
feat(intel): add macro to switch between different UART PORT
HSD #1509626040: This patch is to add the flexibility for BL2 and BL31 to choose different UART output port at platform_def.h using param
feat(intel): add macro to switch between different UART PORT
HSD #1509626040: This patch is to add the flexibility for BL2 and BL31 to choose different UART output port at platform_def.h using parameter PLAT_INTEL_UART_BASE
This patch also fixing the plat_helpers.S where the UART BASE is hardcoded to PLAT_UART0_BASE. It is then switched to CRASH_CONSOLE_BASE.
Signed-off-by: Boon Khai Ng <boon.khai.ng@intel.com> Change-Id: Iccfa7ec64e4955b531905778be4da803045d3c8f
show more ...
|
| 77902fca | 16-Mar-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
feat(intel): add SMC support for ROM Patch SHA384 mailbox
HSD #16014059592: Add support for ROM Patch SHA384 mailbox SMC call.
Signed-off-by: Kris Chaplin <kris.chaplin@linux.intel.com> Signed-off-
feat(intel): add SMC support for ROM Patch SHA384 mailbox
HSD #16014059592: Add support for ROM Patch SHA384 mailbox SMC call.
Signed-off-by: Kris Chaplin <kris.chaplin@linux.intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: Ide9a7af41a089980745cb7216a9bf85e7fbd84e3
show more ...
|
| 39f262cf | 21-May-2021 |
Boon Khai Ng <boon.khai.ng@intel.com> |
build(intel): enable access to on-chip ram in BL31 for N5X
This adds the ncore ccu access and enable access to the on-chip ram for N5X device in BL31.
Signed-off-by: Boon Khai Ng <boon.khai.ng@inte
build(intel): enable access to on-chip ram in BL31 for N5X
This adds the ncore ccu access and enable access to the on-chip ram for N5X device in BL31.
Signed-off-by: Boon Khai Ng <boon.khai.ng@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I713f6e93d33b6e91705547477ca32cfba5c8c13d
show more ...
|
| f571183b | 28-Feb-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
fix(intel): make FPGA memory configurations platform specific
Define FPGA_CONFIG_SIZE and FPGA_CONFIG_ADDR in platform-specific header. This is due to different allocated sizes between platforms.
S
fix(intel): make FPGA memory configurations platform specific
Define FPGA_CONFIG_SIZE and FPGA_CONFIG_ADDR in platform-specific header. This is due to different allocated sizes between platforms.
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: Iac4fbf4d4940cdf31834a9d4332f9292870dee76
show more ...
|
| c703d752 | 07-Mar-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
fix(intel): fix ECC Double Bit Error handling
SError and Abort are handled in Linux (EL1) instead of EL3. This patch adds some functionality that complements the use cases by Linux as follows:
- Pr
fix(intel): fix ECC Double Bit Error handling
SError and Abort are handled in Linux (EL1) instead of EL3. This patch adds some functionality that complements the use cases by Linux as follows:
- Provide SMC for ECC DBE notification to EL3 - Determine type of reset needed and service the request in place of Linux
Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I43d02c77f28004a31770be53599a5a42de412211
show more ...
|