Searched refs:CORE_DIV_CON_SHIFT (Results 1 – 16 of 16) sorted by relevance
| /OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/ |
| H A D | cru_rk3368.h | 106 CORE_DIV_CON_SHIFT = 0, enumerator 107 CORE_DIV_CON_MASK = 0x1f << CORE_DIV_CON_SHIFT,
|
| H A D | cru_rk3128.h | 93 CORE_DIV_CON_SHIFT = 0, enumerator 94 CORE_DIV_CON_MASK = 0x1f << CORE_DIV_CON_SHIFT,
|
| H A D | cru_rk3036.h | 127 CORE_DIV_CON_SHIFT = 0, enumerator 128 CORE_DIV_CON_MASK = 0x1f << CORE_DIV_CON_SHIFT,
|
| H A D | cru_rk322x.h | 91 CORE_DIV_CON_SHIFT = 0, enumerator 92 CORE_DIV_CON_MASK = 0x1f << CORE_DIV_CON_SHIFT,
|
| H A D | cru_rk3328.h | 99 CORE_DIV_CON_SHIFT = 0, enumerator 100 CORE_DIV_CON_MASK = 0x1f << CORE_DIV_CON_SHIFT,
|
| H A D | cru_rk1808.h | 116 CORE_DIV_CON_SHIFT = 0, enumerator 117 CORE_DIV_CON_MASK = 0x0f << CORE_DIV_CON_SHIFT,
|
| H A D | cru_px30.h | 184 CORE_DIV_CON_SHIFT = 0, enumerator 185 CORE_DIV_CON_MASK = 0x0f << CORE_DIV_CON_SHIFT,
|
| H A D | cru_rk3308.h | 156 CORE_DIV_CON_SHIFT = 0, enumerator 157 CORE_DIV_CON_MASK = 0x0f << CORE_DIV_CON_SHIFT,
|
| /OK3568_Linux_fs/u-boot/drivers/clk/rockchip/ |
| H A D | clk_rk3128.c | 117 0 << CORE_DIV_CON_SHIFT); in rk3128_armclk_set_clk() 130 0 << CORE_DIV_CON_SHIFT); in rk3128_armclk_set_clk()
|
| H A D | clk_rk322x.c | 118 0 << CORE_DIV_CON_SHIFT); in rk322x_armclk_set_clk() 131 0 << CORE_DIV_CON_SHIFT); in rk322x_armclk_set_clk()
|
| H A D | clk_rk3308.c | 166 0 << CORE_DIV_CON_SHIFT); in rk3308_armclk_set_clk() 174 0 << CORE_DIV_CON_SHIFT); in rk3308_armclk_set_clk()
|
| H A D | clk_rk3328.c | 144 0 << CORE_DIV_CON_SHIFT); in rk3328_armclk_set_clk() 157 0 << CORE_DIV_CON_SHIFT); in rk3328_armclk_set_clk()
|
| H A D | clk_rk1808.c | 889 0 << CORE_DIV_CON_SHIFT); in rk1808_armclk_set_clk() 897 0 << CORE_DIV_CON_SHIFT); in rk1808_armclk_set_clk()
|
| H A D | clk_rk3368.c | 908 0 << CORE_DIV_CON_SHIFT); in rk3368_armclk_set_clk() 917 0 << CORE_DIV_CON_SHIFT); in rk3368_armclk_set_clk()
|
| H A D | clk_rk3036.c | 133 0 << CORE_DIV_CON_SHIFT); in rkclk_init()
|
| H A D | clk_px30.c | 1274 0 << CORE_DIV_CON_SHIFT); in px30_armclk_set_clk() 1282 0 << CORE_DIV_CON_SHIFT); in px30_armclk_set_clk()
|