Home
last modified time | relevance | path

Searched refs:ROCKCHIP_MMC_DELAYNUM_OFFSET (Results 1 – 14 of 14) sorted by relevance

/rk3399_rockchip-uboot/drivers/mmc/
H A Drockchip_dw_mmc.c28 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
29 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
170 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rockchip_mmc_get_phase()
238 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rockchip_mmc_set_phase()
/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3128.c665 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
666 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
704 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3128_mmc_get_phase()
739 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3128_mmc_set_phase()
H A Dclk_rk322x.c808 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
809 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
847 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk322x_mmc_get_phase()
882 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk322x_mmc_set_phase()
H A Dclk_rk3308.c1115 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 3 macro
1116 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
1152 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rockchip_mmc_get_phase()
1188 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rockchip_mmc_set_phase()
H A Dclk_rk3328.c1145 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
1146 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
1184 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3328_mmc_get_phase()
1219 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3328_mmc_set_phase()
H A Dclk_rk3368.c1128 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
1129 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
1167 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3368_mmc_get_phase()
1202 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3368_mmc_set_phase()
H A Dclk_rk1808.c1106 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
1107 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
1145 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk1808_mmc_get_phase()
1180 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk1808_mmc_set_phase()
H A Dclk_rv1106.c1421 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
1422 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
1458 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rv1106_mmc_get_phase()
1491 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rv1106_mmc_set_phase()
H A Dclk_rk3288.c1246 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
1247 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
1282 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rockchip_mmc_get_phase()
1317 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rockchip_mmc_set_phase()
H A Dclk_rk3528.c1626 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 3 macro
1627 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
1660 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3528_mmc_get_phase()
1693 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3528_mmc_set_phase()
H A Dclk_px30.c1480 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
1481 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
1517 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rockchip_mmc_get_phase()
1552 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rockchip_mmc_set_phase()
H A Dclk_rv1126.c1852 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
1853 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
1890 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rv1126_mmc_get_phase()
1924 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rv1126_mmc_set_phase()
H A Dclk_rk3588.c1845 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
1846 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
1881 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3588_mmc_get_phase()
1915 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3588_mmc_set_phase()
H A Dclk_rk3568.c2893 #define ROCKCHIP_MMC_DELAYNUM_OFFSET 2 macro
2894 #define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
2933 delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3568_mmc_get_phase()
2967 raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET; in rk3568_mmc_set_phase()