Home
last modified time | relevance | path

Searched refs:CLK_SARADC_DIV_SHIFT (Results 1 – 16 of 16) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/
H A Dcru_rv1103b.h159 CLK_SARADC_DIV_SHIFT = 0, enumerator
160 CLK_SARADC_DIV_MASK = 0x7 << CLK_SARADC_DIV_SHIFT,
H A Dcru_rv1106.h239 CLK_SARADC_DIV_SHIFT = 0, enumerator
240 CLK_SARADC_DIV_MASK = 0x7 << CLK_SARADC_DIV_SHIFT,
H A Dcru_rk3506.h237 CLK_SARADC_DIV_SHIFT = 0, enumerator
238 CLK_SARADC_DIV_MASK = 0xf << CLK_SARADC_DIV_SHIFT,
H A Dcru_rk3528.h257 CLK_SARADC_DIV_SHIFT = 0, enumerator
258 CLK_SARADC_DIV_MASK = 0x7 << CLK_SARADC_DIV_SHIFT,
H A Dcru_rk3562.h413 CLK_SARADC_DIV_SHIFT = 0, enumerator
414 CLK_SARADC_DIV_MASK = 0xfff << CLK_SARADC_DIV_SHIFT,
H A Dcru_rk3588.h212 CLK_SARADC_DIV_SHIFT = 6, enumerator
213 CLK_SARADC_DIV_MASK = 0xff << CLK_SARADC_DIV_SHIFT,
H A Dcru_rk3576.h277 CLK_SARADC_DIV_SHIFT = 4, enumerator
278 CLK_SARADC_DIV_MASK = 0xff << CLK_SARADC_DIV_SHIFT,
H A Dcru_rv1126.h298 CLK_SARADC_DIV_SHIFT = 0, enumerator
/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rv1103b.c555 CLK_SARADC_DIV_SHIFT; in rv1103b_adc_get_clk()
585 CLK_SARADC_DIV_SHIFT); in rv1103b_adc_set_clk()
H A Dclk_rk3506.c555 div = (con & CLK_SARADC_DIV_MASK) >> CLK_SARADC_DIV_SHIFT; in rk3506_saradc_get_rate()
591 ((div - 1) << CLK_SARADC_DIV_SHIFT)); in rk3506_saradc_set_rate()
H A Dclk_rv1106.c701 CLK_SARADC_DIV_SHIFT; in rv1106_adc_get_clk()
731 CLK_SARADC_DIV_SHIFT); in rv1106_adc_set_clk()
H A Dclk_rk3588.c661 div = (con & CLK_SARADC_DIV_MASK) >> CLK_SARADC_DIV_SHIFT; in rk3588_adc_get_clk()
702 CLK_SARADC_DIV_SHIFT); in rk3588_adc_set_clk()
712 CLK_SARADC_DIV_SHIFT); in rk3588_adc_set_clk()
H A Dclk_rk3576.c699 div = (con & CLK_SARADC_DIV_MASK) >> CLK_SARADC_DIV_SHIFT; in rk3576_adc_get_clk()
735 CLK_SARADC_DIV_SHIFT); in rk3576_adc_set_clk()
745 CLK_SARADC_DIV_SHIFT); in rk3576_adc_set_clk()
H A Dclk_rk3528.c854 CLK_SARADC_DIV_SHIFT; in rk3528_adc_get_clk()
883 shift = CLK_SARADC_DIV_SHIFT; in rk3528_adc_set_clk()
H A Dclk_rk3562.c882 div = (con & CLK_SARADC_DIV_MASK) >> CLK_SARADC_DIV_SHIFT; in rk3562_saradc_get_rate()
906 (div - 1) << CLK_SARADC_DIV_SHIFT); in rk3562_saradc_set_rate()
H A Dclk_rv1126.c921 div = (con & CLK_SARADC_DIV_MASK) >> CLK_SARADC_DIV_SHIFT; in rv1126_saradc_get_clk()
934 (src_clk_div - 1) << CLK_SARADC_DIV_SHIFT); in rv1126_saradc_set_clk()