| #
e583fa2a |
| 25-Aug-2023 |
Elaine Zhang <zhangqing@rock-chips.com> |
clk: rockchip: match the kernel dclk clock scheme
Change-Id: I6082edbb3147b59029812c53f03598988cb62b54
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
|
| #
ffe7a059 |
| 07-Sep-2023 |
Yifeng Zhao <yifeng.zhao@rock-chips.com> |
clk: fix compile error with usbplug config
Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: I3776bb5bebc43857b38bbc4933aa5b584ffc97f6
|
| #
b934ef10 |
| 06-Jul-2023 |
Finley Xiao <finley.xiao@rock-chips.com> |
clk: rockchip: rk3562: Fix aclk_div and pclk_div for core
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I7ef5bc716e3e1c900a15af8eef5d5ed988bd8ee3
|
| #
5478db9b |
| 13-Apr-2023 |
Finley Xiao <finley.xiao@rock-chips.com> |
clk: rockchip: rk3562: Add CLK_WDTNS support
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I8b2c76d99ae7eab3ed23bebba4550a904d5b1800
|
| #
bcf6e1a4 |
| 12-Feb-2023 |
Finley Xiao <finley.xiao@rock-chips.com> |
clk: rockchip: rk3562: Add scmi clk for SPL to handle crypto
Change-Id: I9b888a4b19daf68cdf1e39877cb456a5979ce478
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
|
| #
5fc94d08 |
| 08-Feb-2023 |
Finley Xiao <finley.xiao@rock-chips.com> |
clk: rockchip: rk3562: Fix clk pka crypto 300MHz
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: Iba5251ffc6c9149c578b6049da17316498563f01
|
| #
9b43a31a |
| 14-Sep-2022 |
Finley Xiao <finley.xiao@rock-chips.com> |
clk: rockchip: Add rk3562 clock driver
Add basic clock for rk3562 which including cpu, mmc, i2c,
pwm ...clocks init.
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: Id106546cd8c6
clk: rockchip: Add rk3562 clock driver
Add basic clock for rk3562 which including cpu, mmc, i2c,
pwm ...clocks init.
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: Id106546cd8c6a44ba1eedaaa66086e4decbc960e
show more ...
|