Home
last modified time | relevance | path

Searched refs:CLK_SARADC_DIV_MASK (Results 1 – 16 of 16) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/
H A Dcru_rv1103b.h160 CLK_SARADC_DIV_MASK = 0x7 << CLK_SARADC_DIV_SHIFT, enumerator
H A Dcru_rv1106.h240 CLK_SARADC_DIV_MASK = 0x7 << CLK_SARADC_DIV_SHIFT, enumerator
H A Dcru_rk3506.h238 CLK_SARADC_DIV_MASK = 0xf << CLK_SARADC_DIV_SHIFT, enumerator
H A Dcru_rv1126.h299 CLK_SARADC_DIV_MASK = 0x7ff, enumerator
H A Dcru_rk3528.h258 CLK_SARADC_DIV_MASK = 0x7 << CLK_SARADC_DIV_SHIFT, enumerator
H A Dcru_rk3562.h414 CLK_SARADC_DIV_MASK = 0xfff << CLK_SARADC_DIV_SHIFT, enumerator
H A Dcru_rk3588.h213 CLK_SARADC_DIV_MASK = 0xff << CLK_SARADC_DIV_SHIFT, enumerator
H A Dcru_rk3576.h278 CLK_SARADC_DIV_MASK = 0xff << CLK_SARADC_DIV_SHIFT, enumerator
/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rv1103b.c554 div = (con & CLK_SARADC_DIV_MASK) >> in rv1103b_adc_get_clk()
583 CLK_SARADC_DIV_MASK, in rv1103b_adc_set_clk()
H A Dclk_rk3506.c555 div = (con & CLK_SARADC_DIV_MASK) >> CLK_SARADC_DIV_SHIFT; in rk3506_saradc_get_rate()
589 CLK_SARADC_SEL_MASK | CLK_SARADC_DIV_MASK, in rk3506_saradc_set_rate()
H A Dclk_rv1106.c700 div = (con & CLK_SARADC_DIV_MASK) >> in rv1106_adc_get_clk()
729 CLK_SARADC_DIV_MASK, in rv1106_adc_set_clk()
H A Dclk_rk3588.c661 div = (con & CLK_SARADC_DIV_MASK) >> CLK_SARADC_DIV_SHIFT; in rk3588_adc_get_clk()
698 CLK_SARADC_DIV_MASK, in rk3588_adc_set_clk()
708 CLK_SARADC_DIV_MASK, in rk3588_adc_set_clk()
H A Dclk_rk3576.c699 div = (con & CLK_SARADC_DIV_MASK) >> CLK_SARADC_DIV_SHIFT; in rk3576_adc_get_clk()
731 CLK_SARADC_DIV_MASK, in rk3576_adc_set_clk()
741 CLK_SARADC_DIV_MASK, in rk3576_adc_set_clk()
H A Dclk_rk3528.c853 div = (con & CLK_SARADC_DIV_MASK) >> in rk3528_adc_get_clk()
882 mask = CLK_SARADC_DIV_MASK; in rk3528_adc_set_clk()
H A Dclk_rk3562.c882 div = (con & CLK_SARADC_DIV_MASK) >> CLK_SARADC_DIV_SHIFT; in rk3562_saradc_get_rate()
905 rk_clrsetreg(&cru->periclksel_con[46], CLK_SARADC_DIV_MASK, in rk3562_saradc_set_rate()
H A Dclk_rv1126.c921 div = (con & CLK_SARADC_DIV_MASK) >> CLK_SARADC_DIV_SHIFT; in rv1126_saradc_get_clk()
933 rk_clrsetreg(&cru->clksel_con[20], CLK_SARADC_DIV_MASK, in rv1126_saradc_set_clk()