Home
last modified time | relevance | path

Searched refs:plat (Results 1 – 25 of 1038) sorted by relevance

12345678910>>...42

/OK3568_Linux_fs/kernel/drivers/net/ethernet/stmicro/stmmac/
H A Dstmmac_platform.c132 struct plat_stmmacenet_data *plat) in stmmac_mtl_setup() argument
144 plat->rx_queues_to_use = 1; in stmmac_mtl_setup()
145 plat->tx_queues_to_use = 1; in stmmac_mtl_setup()
151 plat->rx_queues_cfg[0].mode_to_use = MTL_QUEUE_DCB; in stmmac_mtl_setup()
152 plat->tx_queues_cfg[0].mode_to_use = MTL_QUEUE_DCB; in stmmac_mtl_setup()
166 &plat->rx_queues_to_use)) in stmmac_mtl_setup()
167 plat->rx_queues_to_use = 1; in stmmac_mtl_setup()
170 plat->rx_sched_algorithm = MTL_RX_ALGORITHM_SP; in stmmac_mtl_setup()
172 plat->rx_sched_algorithm = MTL_RX_ALGORITHM_WSP; in stmmac_mtl_setup()
174 plat->rx_sched_algorithm = MTL_RX_ALGORITHM_SP; in stmmac_mtl_setup()
[all …]
H A Ddwmac-intel.c32 int (*setup)(struct pci_dev *pdev, struct plat_stmmacenet_data *plat);
204 static void common_default_data(struct plat_stmmacenet_data *plat) in common_default_data() argument
206 plat->clk_csr = 2; /* clk_csr_i = 20-35MHz & MDC = clk_csr_i/16 */ in common_default_data()
207 plat->has_gmac = 1; in common_default_data()
208 plat->force_sf_dma_mode = 1; in common_default_data()
210 plat->mdio_bus_data->needs_reset = true; in common_default_data()
213 plat->multicast_filter_bins = HASH_TABLE_SIZE; in common_default_data()
216 plat->unicast_filter_entries = 1; in common_default_data()
219 plat->maxmtu = JUMBO_LEN; in common_default_data()
222 plat->tx_queues_to_use = 1; in common_default_data()
[all …]
H A Dstmmac_pci.c19 int (*setup)(struct pci_dev *pdev, struct plat_stmmacenet_data *plat);
22 static void common_default_data(struct plat_stmmacenet_data *plat) in common_default_data() argument
24 plat->clk_csr = 2; /* clk_csr_i = 20-35MHz & MDC = clk_csr_i/16 */ in common_default_data()
25 plat->has_gmac = 1; in common_default_data()
26 plat->force_sf_dma_mode = 1; in common_default_data()
28 plat->mdio_bus_data->needs_reset = true; in common_default_data()
31 plat->multicast_filter_bins = HASH_TABLE_SIZE; in common_default_data()
34 plat->unicast_filter_entries = 1; in common_default_data()
37 plat->maxmtu = JUMBO_LEN; in common_default_data()
40 plat->tx_queues_to_use = 1; in common_default_data()
[all …]
H A Ddwmac-mediatek.c64 int (*dwmac_set_phy_interface)(struct mediatek_dwmac_plat_data *plat);
65 int (*dwmac_set_delay)(struct mediatek_dwmac_plat_data *plat);
81 static int mt2712_set_interface(struct mediatek_dwmac_plat_data *plat) in mt2712_set_interface() argument
83 int rmii_clk_from_mac = plat->rmii_clk_from_mac ? RMII_CLK_SRC_INTERNAL : 0; in mt2712_set_interface()
84 int rmii_rxc = plat->rmii_rxc ? RMII_CLK_SRC_RXC : 0; in mt2712_set_interface()
94 plat->num_clks_to_config = plat->variant->num_clks - 1; in mt2712_set_interface()
97 switch (plat->phy_mode) { in mt2712_set_interface()
102 if (plat->rmii_clk_from_mac) in mt2712_set_interface()
103 plat->num_clks_to_config++; in mt2712_set_interface()
113 dev_err(plat->dev, "phy interface not supported\n"); in mt2712_set_interface()
[all …]
H A Dstmmac_uio.c113 u32 rx_count = priv->plat->rx_queues_to_use; in uio_free_dma_rx_desc_resources()
138 u32 tx_count = priv->plat->tx_queues_to_use; in uio_free_dma_tx_desc_resources()
174 u32 rx_count = priv->plat->rx_queues_to_use; in uio_alloc_dma_rx_desc_resources()
219 u32 tx_count = priv->plat->tx_queues_to_use; in uio_alloc_dma_tx_desc_resources()
309 node = priv->plat->phylink_node; in rockchip_gmac_uio_init_phy()
318 int addr = priv->plat->phy_addr; in rockchip_gmac_uio_init_phy()
330 if (!priv->plat->pmt) { in rockchip_gmac_uio_init_phy()
350 u32 rx_channels_count = priv->plat->rx_queues_to_use; in rockchip_gmac_uio_init_dma_engine()
351 u32 tx_channels_count = priv->plat->tx_queues_to_use; in rockchip_gmac_uio_init_dma_engine()
359 if (!priv->plat->dma_cfg || !priv->plat->dma_cfg->pbl) { in rockchip_gmac_uio_init_dma_engine()
[all …]
/OK3568_Linux_fs/u-boot/drivers/serial/
H A Dserial_lpuart.c99 struct lpuart_serial_platdata *plat = dev->platdata; in is_lpuart32() local
101 return plat->flags & LPUART_FLAG_REGMAP_32BIT_REG; in is_lpuart32()
104 static void _lpuart_serial_setbrg(struct lpuart_serial_platdata *plat, in _lpuart_serial_setbrg() argument
107 struct lpuart_fsl *base = plat->reg; in _lpuart_serial_setbrg()
118 static int _lpuart_serial_getc(struct lpuart_serial_platdata *plat) in _lpuart_serial_getc() argument
120 struct lpuart_fsl *base = plat->reg; in _lpuart_serial_getc()
129 static void _lpuart_serial_putc(struct lpuart_serial_platdata *plat, in _lpuart_serial_putc() argument
132 struct lpuart_fsl *base = plat->reg; in _lpuart_serial_putc()
141 static int _lpuart_serial_tstc(struct lpuart_serial_platdata *plat) in _lpuart_serial_tstc() argument
143 struct lpuart_fsl *base = plat->reg; in _lpuart_serial_tstc()
[all …]
H A Dserial_rockchip.c18 struct ns16550_platdata plat; member
24 struct ns16550_platdata plat; member
31 struct rockchip_uart_platdata *plat = dev_get_platdata(dev); in rockchip_serial_probe() local
34 plat->plat.base = plat->dtplat.reg[0]; in rockchip_serial_probe()
35 plat->plat.reg_shift = plat->dtplat.reg_shift; in rockchip_serial_probe()
36 plat->plat.clock = plat->dtplat.clock_frequency; in rockchip_serial_probe()
37 plat->plat.fcr = UART_FCR_DEFVAL; in rockchip_serial_probe()
38 dev->platdata = &plat->plat; in rockchip_serial_probe()
H A Dserial_bcm283x_mu.c57 struct bcm283x_mu_serial_platdata *plat = dev_get_platdata(dev); in bcm283x_mu_serial_setbrg() local
62 if (plat->disabled || plat->skip_init) in bcm283x_mu_serial_setbrg()
65 divider = plat->clock / (baudrate * 8); in bcm283x_mu_serial_setbrg()
75 struct bcm283x_mu_serial_platdata *plat = dev_get_platdata(dev); in bcm283x_mu_serial_probe() local
78 if (plat->disabled) in bcm283x_mu_serial_probe()
81 priv->regs = (struct bcm283x_mu_regs *)plat->base; in bcm283x_mu_serial_probe()
88 struct bcm283x_mu_serial_platdata *plat = dev_get_platdata(dev); in bcm283x_mu_serial_getc() local
93 if (plat->disabled) in bcm283x_mu_serial_getc()
107 struct bcm283x_mu_serial_platdata *plat = dev_get_platdata(dev); in bcm283x_mu_serial_putc() local
111 if (plat->disabled) in bcm283x_mu_serial_putc()
[all …]
/OK3568_Linux_fs/u-boot/drivers/gpio/
H A Ddwapb_gpio.c42 struct gpio_dwapb_platdata *plat = dev_get_platdata(dev); in dwapb_gpio_direction_input() local
44 clrbits_le32(plat->base + GPIO_SWPORT_DDR(plat->bank), 1 << pin); in dwapb_gpio_direction_input()
51 struct gpio_dwapb_platdata *plat = dev_get_platdata(dev); in dwapb_gpio_direction_output() local
53 setbits_le32(plat->base + GPIO_SWPORT_DDR(plat->bank), 1 << pin); in dwapb_gpio_direction_output()
56 setbits_le32(plat->base + GPIO_SWPORT_DR(plat->bank), 1 << pin); in dwapb_gpio_direction_output()
58 clrbits_le32(plat->base + GPIO_SWPORT_DR(plat->bank), 1 << pin); in dwapb_gpio_direction_output()
65 struct gpio_dwapb_platdata *plat = dev_get_platdata(dev); in dwapb_gpio_get_value() local
66 return !!(readl(plat->base + GPIO_EXT_PORT(plat->bank)) & (1 << pin)); in dwapb_gpio_get_value()
72 struct gpio_dwapb_platdata *plat = dev_get_platdata(dev); in dwapb_gpio_set_value() local
75 setbits_le32(plat->base + GPIO_SWPORT_DR(plat->bank), 1 << pin); in dwapb_gpio_set_value()
[all …]
H A Dsunxi_gpio.c164 struct sunxi_gpio_platdata *plat = dev_get_platdata(dev); in sunxi_gpio_direction_input() local
166 sunxi_gpio_set_cfgbank(plat->regs, offset, SUNXI_GPIO_INPUT); in sunxi_gpio_direction_input()
174 struct sunxi_gpio_platdata *plat = dev_get_platdata(dev); in sunxi_gpio_direction_output() local
177 sunxi_gpio_set_cfgbank(plat->regs, offset, SUNXI_GPIO_OUTPUT); in sunxi_gpio_direction_output()
178 clrsetbits_le32(&plat->regs->dat, 1 << num, value ? (1 << num) : 0); in sunxi_gpio_direction_output()
185 struct sunxi_gpio_platdata *plat = dev_get_platdata(dev); in sunxi_gpio_get_value() local
189 dat = readl(&plat->regs->dat); in sunxi_gpio_get_value()
198 struct sunxi_gpio_platdata *plat = dev_get_platdata(dev); in sunxi_gpio_set_value() local
201 clrsetbits_le32(&plat->regs->dat, 1 << num, value ? (1 << num) : 0); in sunxi_gpio_set_value()
207 struct sunxi_gpio_platdata *plat = dev_get_platdata(dev); in sunxi_gpio_get_function() local
[all …]
H A Daltera_pio.c31 struct altera_pio_platdata *plat = dev_get_platdata(dev); in altera_pio_direction_input() local
32 struct altera_pio_regs *const regs = plat->regs; in altera_pio_direction_input()
42 struct altera_pio_platdata *plat = dev_get_platdata(dev); in altera_pio_direction_output() local
43 struct altera_pio_regs *const regs = plat->regs; in altera_pio_direction_output()
57 struct altera_pio_platdata *plat = dev_get_platdata(dev); in altera_pio_get_value() local
58 struct altera_pio_regs *const regs = plat->regs; in altera_pio_get_value()
66 struct altera_pio_platdata *plat = dev_get_platdata(dev); in altera_pio_set_value() local
67 struct altera_pio_regs *const regs = plat->regs; in altera_pio_set_value()
80 struct altera_pio_platdata *plat = dev_get_platdata(dev); in altera_pio_probe() local
82 uc_priv->gpio_count = plat->gpio_count; in altera_pio_probe()
[all …]
/OK3568_Linux_fs/u-boot/drivers/rtc/
H A Di2c_rtc_emul.c55 struct sandbox_i2c_rtc_plat_data *plat = dev_get_platdata(dev); in sandbox_i2c_rtc_set_offset() local
58 old_offset = plat->offset; in sandbox_i2c_rtc_set_offset()
59 plat->use_system_time = use_system_time; in sandbox_i2c_rtc_set_offset()
61 plat->offset = offset; in sandbox_i2c_rtc_set_offset()
68 struct sandbox_i2c_rtc_plat_data *plat = dev_get_platdata(dev); in sandbox_i2c_rtc_get_set_base_time() local
71 old_base_time = plat->base_time; in sandbox_i2c_rtc_get_set_base_time()
73 plat->base_time = base_time; in sandbox_i2c_rtc_get_set_base_time()
80 struct sandbox_i2c_rtc_plat_data *plat = dev_get_platdata(dev); in reset_time() local
84 plat->base_time = rtc_mktime(&now); in reset_time()
85 plat->offset = 0; in reset_time()
[all …]
/OK3568_Linux_fs/u-boot/drivers/usb/host/
H A Ddwc3-sti-glue.c44 static int sti_dwc3_glue_drd_init(struct sti_dwc3_glue_platdata *plat) in sti_dwc3_glue_drd_init() argument
48 val = readl(plat->syscfg_base + plat->syscfg_offset); in sti_dwc3_glue_drd_init()
52 switch (plat->mode) { in sti_dwc3_glue_drd_init()
72 pr_err("Unsupported mode of operation %d\n", plat->mode); in sti_dwc3_glue_drd_init()
75 writel(val, plat->syscfg_base + plat->syscfg_offset); in sti_dwc3_glue_drd_init()
80 static void sti_dwc3_glue_init(struct sti_dwc3_glue_platdata *plat) in sti_dwc3_glue_init() argument
84 reg = readl(plat->glue_base + CLKRST_CTRL); in sti_dwc3_glue_init()
89 writel(reg, plat->glue_base + CLKRST_CTRL); in sti_dwc3_glue_init()
92 reg = readl(plat->glue_base + USB2_VBUS_MNGMNT_SEL1); in sti_dwc3_glue_init()
98 writel(reg, plat->glue_base + USB2_VBUS_MNGMNT_SEL1); in sti_dwc3_glue_init()
[all …]
/OK3568_Linux_fs/kernel/drivers/ata/
H A Dahci_mtk.c47 struct mtk_ahci_plat *plat = hpriv->plat_data; in mtk_ahci_platform_resets() local
51 plat->axi_rst = devm_reset_control_get_optional_exclusive(dev, "axi"); in mtk_ahci_platform_resets()
52 if (PTR_ERR(plat->axi_rst) == -EPROBE_DEFER) in mtk_ahci_platform_resets()
53 return PTR_ERR(plat->axi_rst); in mtk_ahci_platform_resets()
55 plat->sw_rst = devm_reset_control_get_optional_exclusive(dev, "sw"); in mtk_ahci_platform_resets()
56 if (PTR_ERR(plat->sw_rst) == -EPROBE_DEFER) in mtk_ahci_platform_resets()
57 return PTR_ERR(plat->sw_rst); in mtk_ahci_platform_resets()
59 plat->reg_rst = devm_reset_control_get_optional_exclusive(dev, "reg"); in mtk_ahci_platform_resets()
60 if (PTR_ERR(plat->reg_rst) == -EPROBE_DEFER) in mtk_ahci_platform_resets()
61 return PTR_ERR(plat->reg_rst); in mtk_ahci_platform_resets()
[all …]
/OK3568_Linux_fs/u-boot/drivers/spi/
H A Dsoft_spi.c42 struct soft_spi_platdata *plat = dev_get_platdata(bus); in soft_spi_scl() local
44 dm_gpio_set_value(&plat->sclk, bit); in soft_spi_scl()
52 struct soft_spi_platdata *plat = dev_get_platdata(bus); in soft_spi_sda() local
54 dm_gpio_set_value(&plat->mosi, bit); in soft_spi_sda()
62 struct soft_spi_platdata *plat = dev_get_platdata(bus); in soft_spi_cs_activate() local
64 dm_gpio_set_value(&plat->cs, 0); in soft_spi_cs_activate()
65 dm_gpio_set_value(&plat->sclk, 0); in soft_spi_cs_activate()
66 dm_gpio_set_value(&plat->cs, 1); in soft_spi_cs_activate()
74 struct soft_spi_platdata *plat = dev_get_platdata(bus); in soft_spi_cs_deactivate() local
76 dm_gpio_set_value(&plat->cs, 0); in soft_spi_cs_deactivate()
[all …]
H A Dcadence_qspi.c25 struct cadence_spi_platdata *plat = bus->platdata; in cadence_spi_write_speed() local
33 plat->tshsl_ns, plat->tsd2d_ns, in cadence_spi_write_speed()
34 plat->tchsh_ns, plat->tslch_ns); in cadence_spi_write_speed()
121 struct cadence_spi_platdata *plat = bus->platdata; in cadence_spi_set_speed() local
125 if (hz > plat->max_hz) in cadence_spi_set_speed()
126 hz = plat->max_hz; in cadence_spi_set_speed()
156 struct cadence_spi_platdata *plat = bus->platdata; in cadence_spi_probe() local
159 priv->regbase = plat->regbase; in cadence_spi_probe()
160 priv->ahbbase = plat->ahbbase; in cadence_spi_probe()
163 cadence_qspi_apb_controller_init(plat); in cadence_spi_probe()
[all …]
H A Dcadence_qspi_apb.c376 void cadence_qspi_apb_controller_init(struct cadence_spi_platdata *plat) in cadence_qspi_apb_controller_init() argument
380 cadence_qspi_apb_controller_disable(plat->regbase); in cadence_qspi_apb_controller_init()
383 reg = readl(plat->regbase + CQSPI_REG_SIZE); in cadence_qspi_apb_controller_init()
387 reg |= (plat->page_size << CQSPI_REG_SIZE_PAGE_LSB); in cadence_qspi_apb_controller_init()
388 reg |= (plat->block_size << CQSPI_REG_SIZE_BLOCK_LSB); in cadence_qspi_apb_controller_init()
389 writel(reg, plat->regbase + CQSPI_REG_SIZE); in cadence_qspi_apb_controller_init()
392 writel(0, plat->regbase + CQSPI_REG_REMAP); in cadence_qspi_apb_controller_init()
395 writel(plat->fifo_depth / 2, plat->regbase + CQSPI_REG_SRAMPARTITION); in cadence_qspi_apb_controller_init()
398 writel(0, plat->regbase + CQSPI_REG_IRQMASK); in cadence_qspi_apb_controller_init()
400 cadence_qspi_apb_controller_enable(plat->regbase); in cadence_qspi_apb_controller_init()
[all …]
/OK3568_Linux_fs/u-boot/arch/x86/cpu/broadwell/
H A Dsata.c43 struct sata_platdata *plat = dev_get_platdata(dev); in broadwell_sata_init() local
58 reg16 |= 0x8000 | plat->port_map; in broadwell_sata_init()
76 reg32 |= (plat->port_map ^ 0xf) << 24; in broadwell_sata_init()
77 reg32 |= (plat->devslp_mux & 1) << 15; in broadwell_sata_init()
91 writel(plat->port_map, abar + 0x0c); in broadwell_sata_init()
96 if (plat->devslp_disable) { in broadwell_sata_init()
103 if (!(plat->port_map & (1 << port))) in broadwell_sata_init()
113 if ((plat->port_map & ((1 << 3)|(1 << 2))) == 0) in broadwell_sata_init()
116 if ((plat->port_map & ((1 << 1)|(1 << 0))) == 0) in broadwell_sata_init()
121 if (plat->port0_gen3_tx) in broadwell_sata_init()
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/drm/
H A Drockchip_panel.c297 struct rockchip_panel_plat *plat = dev_get_platdata(panel->dev); in panel_simple_prepare() local
306 regulator_set_enable(priv->power_supply, !plat->power_invert); in panel_simple_prepare()
311 if (plat->delay.prepare) in panel_simple_prepare()
312 mdelay(plat->delay.prepare); in panel_simple_prepare()
317 if (plat->delay.reset) in panel_simple_prepare()
318 mdelay(plat->delay.reset); in panel_simple_prepare()
323 if (plat->delay.init) in panel_simple_prepare()
324 mdelay(plat->delay.init); in panel_simple_prepare()
326 if (plat->on_cmds) { in panel_simple_prepare()
329 plat->on_cmds); in panel_simple_prepare()
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/
H A Dsandbox_sdl.c25 struct sandbox_sdl_plat *plat = dev_get_platdata(dev); in sandbox_sdl_probe() local
29 ret = sandbox_sdl_init_display(plat->xres, plat->yres, plat->bpix); in sandbox_sdl_probe()
34 uc_priv->xsize = plat->xres; in sandbox_sdl_probe()
35 uc_priv->ysize = plat->yres; in sandbox_sdl_probe()
36 uc_priv->bpix = plat->bpix; in sandbox_sdl_probe()
37 uc_priv->rot = plat->rot; in sandbox_sdl_probe()
38 uc_priv->vidconsole_drv_name = plat->vidconsole_drv_name; in sandbox_sdl_probe()
39 uc_priv->font_size = plat->font_size; in sandbox_sdl_probe()
47 struct sandbox_sdl_plat *plat = dev_get_platdata(dev); in sandbox_sdl_bind() local
52 plat->xres = fdtdec_get_int(blob, node, "xres", LCD_MAX_WIDTH); in sandbox_sdl_bind()
[all …]
H A Dbroadwell_igd.c356 struct broadwell_igd_plat *plat = dev_get_platdata(dev); in igd_setup_panel() local
361 reg32 = (plat->dp_hotplug[0] & 0x7) << 2; in igd_setup_panel()
362 reg32 |= (plat->dp_hotplug[1] & 0x7) << 10; in igd_setup_panel()
363 reg32 |= (plat->dp_hotplug[2] & 0x7) << 18; in igd_setup_panel()
367 reg32 = (plat->port_select & 0x3) << 30; in igd_setup_panel()
368 reg32 |= (plat->power_up_delay & 0x1fff) << 16; in igd_setup_panel()
369 reg32 |= (plat->power_backlight_on_delay & 0x1fff); in igd_setup_panel()
373 reg32 = (plat->power_down_delay & 0x1fff) << 16; in igd_setup_panel()
374 reg32 |= (plat->power_backlight_off_delay & 0x1fff); in igd_setup_panel()
378 if (plat->power_cycle_delay) { in igd_setup_panel()
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/rk_eink/
H A Drk_eink_display.c130 struct ebc_panel *plat = dev_get_platdata(dev); in read_waveform() local
141 cnt = plat->lut_pbuf_size / RK_BLK_SIZE; in read_waveform()
143 ret = blk_dread(dev_desc, start, cnt, (void *)plat->lut_pbuf); in read_waveform()
148 flush_dcache_range((ulong)plat->lut_pbuf, in read_waveform()
149 ALIGN((ulong)plat->lut_pbuf + cnt, in read_waveform()
151 ret = epd_lut_from_mem_init(plat->lut_pbuf, &plat->lut_ops); in read_waveform()
162 struct ebc_panel *plat = dev_get_platdata(dev); in aligned_image_size_4k() local
163 u32 w = plat->vir_width; in aligned_image_size_4k()
164 u32 h = plat->vir_height; in aligned_image_size_4k()
194 struct ebc_panel *plat = dev_get_platdata(dev); in get_addr_by_type() local
[all …]
/OK3568_Linux_fs/u-boot/drivers/misc/
H A Di2c_eeprom_emul.c38 struct sandbox_i2c_flash_plat_data *plat = dev_get_platdata(dev); in sandbox_i2c_eeprom_set_test_mode() local
40 plat->test_mode = mode; in sandbox_i2c_eeprom_set_test_mode()
45 struct sandbox_i2c_flash_plat_data *plat = dev_get_platdata(dev); in sandbox_i2c_eeprom_set_offset_len() local
47 plat->offset_len = offset_len; in sandbox_i2c_eeprom_set_offset_len()
59 struct sandbox_i2c_flash_plat_data *plat = in sandbox_i2c_eeprom_xfer() local
64 if (!plat->size) in sandbox_i2c_eeprom_xfer()
66 if (msg->addr + msg->len > plat->size) { in sandbox_i2c_eeprom_xfer()
68 __func__, msg->addr, msg->len, plat->size); in sandbox_i2c_eeprom_xfer()
76 if (plat->test_mode == SIE_TEST_MODE_SINGLE_BYTE) in sandbox_i2c_eeprom_xfer()
82 } else if (len >= plat->offset_len) { in sandbox_i2c_eeprom_xfer()
[all …]
H A Dspltest_sandbox.c16 struct dtd_sandbox_spl_test *plat = dev_get_platdata(dev); in sandbox_spl_probe() local
20 printf("bool %d\n", plat->boolval); in sandbox_spl_probe()
22 printf("byte %02x\n", plat->byteval); in sandbox_spl_probe()
24 for (i = 0; i < sizeof(plat->bytearray); i++) in sandbox_spl_probe()
25 printf(" %02x", plat->bytearray[i]); in sandbox_spl_probe()
28 printf("int %d\n", plat->intval); in sandbox_spl_probe()
30 for (i = 0; i < ARRAY_SIZE(plat->intarray); i++) in sandbox_spl_probe()
31 printf(" %d", plat->intarray[i]); in sandbox_spl_probe()
35 for (i = 0; i < sizeof(plat->longbytearray); i++) in sandbox_spl_probe()
36 printf(" %02x", plat->longbytearray[i]); in sandbox_spl_probe()
[all …]
/OK3568_Linux_fs/kernel/drivers/mtd/maps/
H A Dsa1100-flash.c31 struct flash_platform_data *plat; member
50 subdev->plat->set_vpp(1); in sa1100_set_vpp()
53 subdev->plat->set_vpp(0); in sa1100_set_vpp()
99 if (subdev->plat->set_vpp) in sa1100_probe_subdev()
116 subdev->mtd = do_map_probe(subdev->plat->map_name, &subdev->map); in sa1100_probe_subdev()
134 static void sa1100_destroy(struct sa_info *info, struct flash_platform_data *plat) in sa1100_destroy() argument
148 if (plat->exit) in sa1100_destroy()
149 plat->exit(); in sa1100_destroy()
153 struct flash_platform_data *plat) in sa1100_setup_mtd() argument
181 if (plat->init) { in sa1100_setup_mtd()
[all …]

12345678910>>...42