Home
last modified time | relevance | path

Searched refs:_aclk_core (Results 1 – 8 of 8) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3188.c117 #define RK3066_CLKSEL1(_aclk_core, _aclk_hclk, _aclk_pclk, _ahb2apb) \ argument
120 .val = HIWORD_UPDATE(_aclk_core, RK3066_DIV_ACLK_CORE_MASK, \
163 #define RK3188_CLKSEL1(_aclk_core) \ argument
166 .val = HIWORD_UPDATE(_aclk_core, RK3188_DIV_ACLK_CORE_MASK,\
169 #define RK3188_CPUCLK_RATE(_prate, _core_peri, _aclk_core) \ argument
174 RK3188_CLKSEL1(_aclk_core), \
H A Dclk-rk3328.c95 #define RK3328_CLKSEL1(_aclk_core, _pclk_dbg) \ argument
98 .val = HIWORD_UPDATE(_aclk_core, RK3328_DIV_ACLKM_MASK, \
104 #define RK3328_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
108 RK3328_CLKSEL1(_aclk_core, _pclk_dbg), \
H A Dclk-rk3308.c77 #define RK3308_CLKSEL0(_aclk_core, _pclk_dbg) \ argument
80 .val = HIWORD_UPDATE(_aclk_core, RK3308_DIV_ACLKM_MASK, \
86 #define RK3308_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
90 RK3308_CLKSEL0(_aclk_core, _pclk_dbg), \
H A Dclk-px30.c81 #define PX30_CLKSEL0(_aclk_core, _pclk_dbg) \ argument
84 .val = HIWORD_UPDATE(_aclk_core, PX30_DIV_ACLKM_MASK, \
90 #define PX30_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
94 PX30_CLKSEL0(_aclk_core, _pclk_dbg), \
H A Dclk-rk1808.c83 #define RK1808_CLKSEL0(_aclk_core, _pclk_dbg) \ argument
86 .val = HIWORD_UPDATE(_aclk_core, RK1808_DIV_ACLKM_MASK, \
92 #define RK1808_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
96 RK1808_CLKSEL0(_aclk_core, _pclk_dbg), \
H A Dclk-rv1106.c128 #define RV1106_CLKSEL0(_aclk_core) \ argument
131 .val = HIWORD_UPDATE(_aclk_core, RV1106_DIV_ACLK_CORE_MASK, \
156 #define RV1106_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg, _is_pvtpll) \ argument
160 RV1106_CLKSEL0(_aclk_core), \
H A Dclk-rv1126.c93 #define RV1126_CLKSEL1(_aclk_core, _pclk_dbg) \ argument
96 .val = HIWORD_UPDATE(_aclk_core, RV1126_DIV_ACLK_CORE_MASK, \
102 #define RV1126_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
106 RV1126_CLKSEL1(_aclk_core, _pclk_dbg), \
H A Dclk-rk3568.c124 #define RK3568_CLKSEL2(_aclk_core) \ argument
127 .val = HIWORD_UPDATE(_aclk_core, RK3568_DIV_ACLK_CORE_MASK, \