Home
last modified time | relevance | path

Searched refs:GICC_BASE (Results 1 – 25 of 34) sorted by relevance

12

/OK3568_Linux_fs/u-boot/arch/arm/cpu/armv7/sunxi/
H A Dpsci.c28 #define GICC_BASE (SUNXI_GIC400_BASE + GIC_CPU_OFFSET_A15) macro
225 reg = readl(GICC_BASE + GICC_IAR); in psci_fiq_enter()
232 writel(reg, GICC_BASE + GICC_EOIR); in psci_fiq_enter()
303 writel(0xff, GICC_BASE + GICC_PMR); in psci_arch_init()
306 setbits_le32(GICC_BASE + GICC_CTLR, BIT(3)); in psci_arch_init()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
H A Dconfig.h160 #define GICC_BASE 0x01402000 macro
188 #define GICC_BASE 0x01402000 macro
218 #define GICC_BASE 0x01420000 macro
/OK3568_Linux_fs/u-boot/arch/arm/mach-rmobile/
H A Dlowlevel_init_gen3.S42 ldr x1, =GICC_BASE
56 ldr x0, =GICC_BASE
/OK3568_Linux_fs/u-boot/include/configs/
H A Dvexpress_aemv8a.h95 #define GICC_BASE (0x2c000000) macro
98 #define GICC_BASE (0x2C02f000) macro
H A Dsun50i.h22 #define GICC_BASE 0x1c82000 macro
H A Drk322x_common.h25 #define GICC_BASE 0x32012000 macro
H A Drk3368_common.h37 #define GICC_BASE 0xffB72000 macro
H A Drk3328_common.h29 #define GICC_BASE 0xFF812000 macro
H A Drk3128_common.h22 #define GICC_BASE 0x1013A000 macro
H A Dmeson-gxbb-common.h26 #define GICC_BASE 0xc4302000 macro
H A Drk1808_common.h30 #define GICC_BASE 0xff300000 macro
H A Drk3399_common.h32 #define GICC_BASE 0xFFF00000 macro
H A Drk3288_common.h32 #define GICC_BASE 0xffc02000 macro
H A Dpx30_common.h33 #define GICC_BASE 0xff132000 macro
H A Dsalvator-x.h49 #define GICC_BASE 0xF1020000 macro
H A Drk3562_common.h35 #define GICC_BASE 0xfe902000 macro
H A Drk3588_common.h35 #define GICC_BASE 0xfe600000 macro
H A Drk3308_common.h38 #define GICC_BASE 0xff582000 macro
H A Dhikey.h48 #define GICC_BASE 0xf6802000 macro
H A Drk3568_common.h36 #define GICC_BASE 0xfd800000 macro
H A Drv1126_common.h36 #define GICC_BASE 0xfeff2000 macro
H A Drk3528_common.h35 #define GICC_BASE 0xfed02000 macro
/OK3568_Linux_fs/u-boot/arch/arm/mach-snapdragon/include/mach/
H A Dsysmap-apq8016.h12 #define GICC_BASE 0x0a20c000 macro
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-tegra186/
H A Dtegra.h11 #define GICC_BASE 0x03882000 /* Generic Int Cntrlr CPU I/F */ macro
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-tegra210/
H A Dtegra.h12 #define GICC_BASE 0x50042000 /* Generic Int Cntrlr CPU I/F */ macro

12