Home
last modified time | relevance | path

Searched refs:CLK_PDMA1 (Results 1 – 21 of 21) sorted by relevance

/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Dexynos5410.h58 #define CLK_PDMA1 363 macro
H A Dexynos5250.h79 #define CLK_PDMA1 276 macro
H A Ds5pv210.h114 #define CLK_PDMA1 96 macro
H A Dexynos4.h131 #define CLK_PDMA1 293 macro
H A Dexynos5420.h123 #define CLK_PDMA1 363 macro
H A Dexynos3250.h206 #define CLK_PDMA1 200 macro
H A Dexynos5433.h571 #define CLK_PDMA1 64 macro
/OK3568_Linux_fs/kernel/drivers/clk/samsung/
H A Dclk-exynos5410.c182 GATE(CLK_PDMA1, "pdma1", "aclk200", GATE_BUS_FSYS0, 2, 0, 0),
H A Dclk-s5pv210.c632 GATE(CLK_PDMA1, "pdma1", "dout_hclkp", CLK_GATE_IP0, 4, 0, 0),
H A Dclk-exynos5250.c557 GATE(CLK_PDMA1, "pdma1", "div_aclk200", GATE_IP_FSYS, 2, 0, 0),
H A Dclk-exynos3250.c646 GATE(CLK_PDMA1, "pdma1", "div_aclk_200", GATE_IP_FSYS, 1, 0, 0),
H A Dclk-exynos4.c837 GATE(CLK_PDMA1, "pdma1", "aclk133", GATE_IP_FSYS, 1,
H A Dclk-exynos5420.c1036 GATE(CLK_PDMA1, "pdma1", "aclk200_fsys", GATE_BUS_FSYS0, 2, 0, 0),
H A Dclk-exynos5433.c2328 GATE(CLK_PDMA1, "pdma1", "aclk_pdma1", ENABLE_IP_FSYS0, 15, 0, 0),
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dexynos5410.dtsi207 clocks = <&clock CLK_PDMA1>;
H A Ds5pv210.dtsi137 clocks = <&clocks CLK_PDMA1>;
H A Dexynos3250.dtsi428 clocks = <&cmu CLK_PDMA1>;
H A Dexynos4.dtsi687 clocks = <&clock CLK_PDMA1>;
H A Dexynos5250.dtsi703 clocks = <&clock CLK_PDMA1>;
H A Dexynos5420.dtsi463 clocks = <&clock CLK_PDMA1>;
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/exynos/
H A Dexynos5433.dtsi1770 clocks = <&cmu_fsys CLK_PDMA1>;