| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/amlogic/ |
| H A D | meson-gxbb.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include "meson-gx.dtsi" 7 #include "meson-gx-mali450.dtsi" 8 #include <dt-bindings/gpio/meson-gxbb-gpio.h> 9 #include <dt-bindings/reset/amlogic,meson-gxbb-reset.h> 10 #include <dt-bindings/clock/gxbb-clkc.h> 11 #include <dt-bindings/clock/gxbb-aoclkc.h> 12 #include <dt-bindings/reset/gxbb-aoclkc.h> 15 compatible = "amlogic,meson-gxbb"; 19 compatible = "amlogic,meson-gxbb-usb2-phy"; [all …]
|
| H A D | meson-gxl.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include "meson-gx.dtsi" 8 #include <dt-bindings/clock/gxbb-clkc.h> 9 #include <dt-bindings/clock/gxbb-aoclkc.h> 10 #include <dt-bindings/gpio/meson-gxl-gpio.h> 11 #include <dt-bindings/reset/amlogic,meson-gxbb-reset.h> 14 compatible = "amlogic,meson-gxl"; 17 usb: usb@d0078080 { label 18 compatible = "amlogic,meson-gxl-usb-ctrl"; 21 #address-cells = <2>; [all …]
|
| H A D | meson-axg.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/axg-aoclkc.h> 7 #include <dt-bindings/clock/axg-audio-clkc.h> 8 #include <dt-bindings/clock/axg-clkc.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/gpio/meson-axg-gpio.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/reset/amlogic,meson-axg-audio-arb.h> 14 #include <dt-bindings/reset/amlogic,meson-axg-reset.h> [all …]
|
| H A D | meson-g12-common.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/phy/phy.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/clock/g12a-clkc.h> 9 #include <dt-bindings/clock/g12a-aoclkc.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/reset/amlogic,meson-g12a-reset.h> 13 #include <dt-bindings/thermal/thermal.h> 16 interrupt-parent = <&gic>; [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm/boot/dts/ |
| H A D | qcom-apq8064-cm-qs600.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include "qcom-apq8064-v2.0.dtsi" 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 7 model = "CompuLab CM-QS600"; 8 compatible = "qcom,apq8064-cm-qs600", "qcom,apq8064"; 15 stdout-path = "serial0:115200n8"; 19 #address-cells = <1>; 20 #size-cells = <1>; 22 compatible = "simple-bus"; [all …]
|
| H A D | mt2701-evb.dts | 1 // SPDX-License-Identifier: GPL-2.0 8 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 14 compatible = "mediatek,mt2701-evb", "mediatek,mt2701"; 22 compatible = "mediatek,mt2701-cs42448-machine"; 25 audio-routing = 42 mediatek,audio-codec = <&cs42448>; 43 mediatek,audio-codec-bt-mrg = <&bt_sco_codec>; 44 pinctrl-names = "default"; 45 pinctrl-0 = <&aud_pins_default>; [all …]
|
| H A D | qcom-apq8064-ifc6410.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include "qcom-apq8064-v2.0.dtsi" 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 8 compatible = "qcom,apq8064-ifc6410", "qcom,apq8064"; 21 stdout-path = "serial0:115200n8"; 25 compatible = "simple-bus"; 28 pinctrl-names = "default"; 29 pinctrl-0 = <&wlan_default_gpios>; 30 compatible = "mmc-pwrseq-simple"; [all …]
|
| H A D | zynq-zc706.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2011 - 2014 Xilinx 6 /dts-v1/; 7 #include "zynq-7000.dtsi" 11 compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000"; 27 stdout-path = "serial0:115200n8"; 31 compatible = "usb-nop-xceiv"; 32 #phy-cells = <0>; 37 ps-clk-frequency = <33333333>; 42 phy-mode = "rgmii-id"; [all …]
|
| H A D | qcom-apq8064-sony-xperia-yuga.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include "qcom-apq8064-v2.0.dtsi" 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/mfd/qcom-rpm.h> 6 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 10 compatible = "sony,xperia-yuga", "qcom,apq8064"; 17 stdout-path = "serial0:115200n8"; 20 gpio-keys { 21 compatible = "gpio-keys"; [all …]
|
| H A D | zynq-zc702.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2011 - 2014 Xilinx 6 /dts-v1/; 7 #include "zynq-7000.dtsi" 11 compatible = "xlnx,zynq-zc702", "xlnx,zynq-7000"; 27 stdout-path = "serial0:115200n8"; 30 gpio-keys { 31 compatible = "gpio-keys"; 37 wakeup-source; 44 wakeup-source; [all …]
|
| H A D | mt7623.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (c) 2017-2018 MediaTek Inc. 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/clock/mt2701-clk.h> 13 #include <dt-bindings/pinctrl/mt7623-pinfunc.h> 14 #include <dt-bindings/power/mt2701-power.h> 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/phy/phy.h> 17 #include <dt-bindings/reset/mt2701-resets.h> [all …]
|
| H A D | meson8.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 6 #include <dt-bindings/clock/meson8-ddr-clkc.h> 7 #include <dt-bindings/clock/meson8b-clkc.h> 8 #include <dt-bindings/gpio/meson8-gpio.h> 9 #include <dt-bindings/power/meson8-power.h> 10 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h> 11 #include <dt-bindings/reset/amlogic,meson8b-reset.h> 19 #address-cells = <1>; 20 #size-cells = <0>; 24 compatible = "arm,cortex-a9"; [all …]
|
| H A D | meson8b.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 #include <dt-bindings/clock/meson8-ddr-clkc.h> 8 #include <dt-bindings/clock/meson8b-clkc.h> 9 #include <dt-bindings/gpio/meson8b-gpio.h> 10 #include <dt-bindings/power/meson8-power.h> 11 #include <dt-bindings/reset/amlogic,meson8b-reset.h> 12 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h> 17 #address-cells = <1>; 18 #size-cells = <0>; 22 compatible = "arm,cortex-a5"; [all …]
|
| H A D | qcom-msm8974-lge-nexus5-hammerhead.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include "qcom-msm8974.dtsi" 3 #include "qcom-pm8841.dtsi" 4 #include "qcom-pm8941.dtsi" 5 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/input/input.h> 7 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 19 stdout-path = "serial0:115200n8"; 25 pm8841-regulators { 27 regulator-min-microvolt = <675000>; [all …]
|
| /OK3568_Linux_fs/u-boot/arch/arm/dts/ |
| H A D | zynq-zc706.dts | 4 * Copyright (C) 2011 - 2015 Xilinx 7 * SPDX-License-Identifier: GPL-2.0+ 9 /dts-v1/; 10 #include "zynq-7000.dtsi" 14 compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000"; 31 stdout-path = "serial0:115200n8"; 35 compatible = "usb-nop-xceiv"; 36 #phy-cells = <0>; 41 ps-clk-frequency = <33333333>; 46 phy-mode = "rgmii-id"; [all …]
|
| H A D | zynq-zc702.dts | 4 * Copyright (C) 2011 - 2015 Xilinx 7 * SPDX-License-Identifier: GPL-2.0+ 9 /dts-v1/; 10 #include "zynq-7000.dtsi" 14 compatible = "xlnx,zynq-zc702", "xlnx,zynq-7000"; 31 stdout-path = "serial0:115200n8"; 34 gpio-keys { 35 compatible = "gpio-keys"; 36 #address-cells = <1>; 37 #size-cells = <0>; [all …]
|
| H A D | rv1108.dtsi | 4 * SPDX-License-Identifier: GPL-2.0+ 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/clock/rv1108-cru.h> 11 #include <dt-bindings/pinctrl/rockchip.h> 12 #include <dt-bindings/media/rockchip_mipi_dsi.h> 13 #include <linux/media-bus-format.h> 15 #address-cells = <1>; 16 #size-cells = <1>; [all …]
|
| H A D | rk3308.dtsi | 4 * SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/clock/rk3308-cru.h> 16 interrupt-parent = <&gic>; 17 #address-cells = <2>; 18 #size-cells = <2>; 34 #address-cells = <2>; [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/qcom/ |
| H A D | sdm845-cheza.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 26 stdout-path = "serial0:115200n8"; 30 compatible = "pwm-backlight"; 32 enable-gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>; 33 power-supply = <&ppvar_sys>; 34 pinctrl-names = "default"; 35 pinctrl-0 = <&ap_edp_bklten>; [all …]
|
| H A D | apq8016-sbc.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 6 #include "msm8916-pm8916.dtsi" 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 10 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h> 11 #include <dt-bindings/sound/apq8016-lpass.h> 26 stdout-path = "serial0"; 29 camera_vdddo_1v8: camera-vdddo-1v8 { 30 compatible = "regulator-fixed"; [all …]
|
| /OK3568_Linux_fs/kernel/sound/soc/codecs/ |
| H A D | wm8737.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 6 * wm8737.c -- WM8523 ALSA SoC Audio driver 41 * R0 (0x00) - Left PGA volume 47 #define WM8737_LINVOL_MASK 0x00FF /* LINVOL - [7:0] */ 48 #define WM8737_LINVOL_SHIFT 0 /* LINVOL - [7:0] */ 49 #define WM8737_LINVOL_WIDTH 8 /* LINVOL - [7:0] */ 52 * R1 (0x01) - Right PGA volume 58 #define WM8737_RINVOL_MASK 0x00FF /* RINVOL - [7:0] */ 59 #define WM8737_RINVOL_SHIFT 0 /* RINVOL - [7:0] */ 60 #define WM8737_RINVOL_WIDTH 8 /* RINVOL - [7:0] */ [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/mediatek/ |
| H A D | pumpkin-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 7 #include <dt-bindings/gpio/gpio.h> 16 stdout-path = "serial0:921600n8"; 21 compatible = "linaro,optee-tz"; 26 gpio-keys { 27 compatible = "gpio-keys"; 28 input-name = "gpio-keys"; 29 pinctrl-names = "default"; 30 pinctrl-0 = <&gpio_keys_default>; 32 volume-up { [all …]
|
| H A D | mt8173-evb.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 7 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 13 compatible = "mediatek,mt8173-evb", "mediatek,mt8173"; 30 compatible = "hdmi-connector"; 36 remote-endpoint = <&hdmi0_out>; 42 compatible = "linux,extcon-usb-gpio"; 43 id-gpio = <&pio 16 GPIO_ACTIVE_HIGH>; 47 compatible = "regulator-fixed"; 48 regulator-name = "usb_vbus"; [all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mfd/ |
| H A D | ab8500.txt | 1 * AB8500 Multi-Functional Device (MFD) 4 - compatible : contains "stericsson,ab8500" or "stericsson,ab8505"; 5 - interrupts : contains the IRQ line for the AB8500 6 - interrupt-controller : describes the AB8500 as an Interrupt Controller (has its own domain) 7 - #interrupt-cells : should be 2, for 2-cell format 8 - The first cell is the AB8500 local IRQ number 9 - The second cell is used to specify optional parameters 10 - bits[3:0] trigger type and level flags: 11 1 = low-to-high edge triggered 12 2 = high-to-low edge triggered [all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/arm/tegra/ |
| H A D | nvidia,tegra20-pmc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra20-pmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jonathan Hunter <jonathanh@nvidia.com> 16 - nvidia,tegra20-pmc 17 - nvidia,tegra20-pmc 18 - nvidia,tegra30-pmc 19 - nvidia,tegra114-pmc [all …]
|