Home
last modified time | relevance | path

Searched +full:reset +full:- +full:delay +full:- +full:us (Results 1 – 25 of 1106) sorted by relevance

12345678910>>...45

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/net/
H A Dmdio.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Lunn <andrew@lunn.ch>
11 - Florian Fainelli <f.fainelli@gmail.com>
12 - Heiner Kallweit <hkallweit1@gmail.com>
17 bus. These should follow the generic ethernet-phy.yaml document, or
24 "#address-cells":
27 "#size-cells":
30 reset-gpios:
[all …]
H A Dethernet-phy.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/ethernet-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Lunn <andrew@lunn.ch>
11 - Florian Fainelli <f.fainelli@gmail.com>
12 - Heiner Kallweit <hkallweit1@gmail.com>
14 # The dt-schema tools will generate a select statement first by using
21 pattern: "^ethernet-phy(@[a-f0-9]+)?$"
24 - $nodename
[all …]
H A Dhisilicon-femac.txt4 - compatible: should contain one of the following version strings:
5 * "hisilicon,hisi-femac-v1"
6 * "hisilicon,hisi-femac-v2"
7 and the soc string "hisilicon,hi3516cv300-femac".
8 - reg: specifies base physical address(s) and size of the device registers.
11 - interrupts: should contain the MAC interrupt.
12 - clocks: A phandle to the MAC main clock.
13 - resets: should contain the phandle to the MAC reset signal(required) and
14 the PHY reset signal(optional).
15 - reset-names: should contain the reset signal name "mac"(required)
[all …]
H A Dhisilicon-hix5hd2-gmac.txt4 - compatible: should contain one of the following SoC strings:
5 * "hisilicon,hix5hd2-gmac"
6 * "hisilicon,hi3798cv200-gmac"
7 * "hisilicon,hi3516a-gmac"
9 * "hisilicon,hisi-gmac-v1"
10 * "hisilicon,hisi-gmac-v2"
13 - reg: specifies base physical address(s) and size of the device registers.
16 - interrupts: should contain the MAC interrupt.
17 - #address-cells: must be <1>.
18 - #size-cells: must be <0>.
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mmc/
H A Dmmc-pwrseq-simple.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mmc/mmc-pwrseq-simple.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ulf Hansson <ulf.hansson@linaro.org>
14 of common properties between various SOC designs. It thus enables us to use
19 const: mmc-pwrseq-simple
21 reset-gpios:
26 contains a list of GPIO specifiers. The reset GPIOs are asserted
28 They will be de-asserted right after the power has been provided to the
[all …]
/OK3568_Linux_fs/kernel/drivers/mmc/host/
H A Dsdhci-bcm-kona.c16 #include <linux/delay.h>
25 #include <linux/mmc/slot-gpio.h>
27 #include "sdhci-pltfm.h"
63 /* This timeout should be sufficent for core to reset */ in sdhci_bcm_kona_sd_reset()
66 /* reset the host using the top level reset */ in sdhci_bcm_kona_sd_reset()
73 pr_err("Error: sd host is stuck in reset!!!\n"); in sdhci_bcm_kona_sd_reset()
74 return -EFAULT; in sdhci_bcm_kona_sd_reset()
78 /* bring the host out of reset */ in sdhci_bcm_kona_sd_reset()
83 * Back-to-Back register write needs a delay of 1ms at bootup (min 10uS) in sdhci_bcm_kona_sd_reset()
84 * Back-to-Back writes to same register needs delay when SD bus clock in sdhci_bcm_kona_sd_reset()
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3588-evb4-lp4.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include "dt-bindings/usb/pd.h"
9 #include "rk3588-evb.dtsi"
10 #include "rk3588-rk806-single.dtsi"
13 fan: pwm-fan {
14 compatible = "pwm-fan";
15 #cooling-cells = <2>;
17 cooling-levels = <0 50 100 150 200 255>;
18 rockchip,temp-trips = <
27 pcie30_avdd1v8: pcie30-avdd1v8 {
[all …]
H A Drk3328-nanopi-r2s.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright (c) 2020 David Bauer <mail@david-bauer.net>
6 /dts-v1/;
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/gpio/gpio.h>
14 compatible = "friendlyarm,nanopi-r2s", "rockchip,rk3328";
17 stdout-path = "serial2:1500000n8";
20 gmac_clk: gmac-clock {
21 compatible = "fixed-clock";
22 clock-frequency = <125000000>;
[all …]
H A Drk3399-evb-ind-lpddr4-android-avb.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "rk3399-evb-ind.dtsi"
9 #include "rk3399-android.dtsi"
13 compatible = "rockchip,android", "rockchip,rk3399-evb-ind-lpddr4-android", "rockchip,rk3399";
19 compatible = "mmio-sram";
23 vcc_lcd: vcc-lcd {
24 compatible = "regulator-fixed";
25 regulator-name = "vcc_lcd";
26 startup-delay-us = <20000>;
[all …]
H A Drk3399-evb-ind-lpddr4-v13-android-avb.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "rk3399-evb-ind.dtsi"
9 #include "rk3399-android.dtsi"
13 compatible = "rockchip,android", "rockchip,rk3399-evb-ind-v13-lpddr4-android", "rockchip,rk3399";
19 compatible = "mmio-sram";
24 compatible = "regulator-fixed";
25 enable-active-high;
27 regulator-name = "hub_reset";
28 regulator-always-on;
[all …]
H A Drk3399-gru-scarlet.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Google Gru-scarlet board device tree source
8 #include "rk3399-gru.dtsi"
14 pp1250_s3: pp1250-s3 {
15 compatible = "regulator-fixed";
16 regulator-name = "pp1250_s3";
19 regulator-always-on;
20 regulator-boot-on;
21 regulator-min-microvolt = <1250000>;
22 regulator-max-microvolt = <1250000>;
[all …]
H A Drk3562-evb1-lp4x-v10.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include "dt-bindings/usb/pd.h"
11 #include "rk3562-evb.dtsi"
12 #include "rk3562-evb1-cam.dtsi"
13 #include <dt-bindings/gpio/gpio.h>
14 #include <dt-bindings/pinctrl/rockchip.h>
15 #include <dt-bindings/sensor-dev.h>
19 compatible = "rockchip,rk3562-evb1-lp4x-v10", "rockchip,rk3562";
21 dc_12v: dc-12v {
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/qcom/
H A Dclk-pll.c1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <linux/delay.h>
12 #include <linux/clk-provider.h>
17 #include "clk-pll.h"
31 ret = regmap_read(pll->clkr.regmap, pll->mode_reg, &val); in clk_pll_enable()
40 ret = regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_BYPASSNL, in clk_pll_enable()
46 * H/W requires a 5us delay between disabling the bypass and in clk_pll_enable()
47 * de-asserting the reset. Delay 10us just to be safe. in clk_pll_enable()
51 /* De-assert active-low PLL reset. */ in clk_pll_enable()
52 ret = regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_RESET_N, in clk_pll_enable()
[all …]
/OK3568_Linux_fs/kernel/drivers/fpga/
H A Dice40-spi.c1 // SPDX-License-Identifier: GPL-2.0-only
11 #include <linux/fpga/fpga-mgr.h>
21 #define ICE40_SPI_RESET_DELAY 1 /* us (>200ns) */
22 #define ICE40_SPI_HOUSEKEEPING_DELAY 1200 /* us */
28 struct gpio_desc *reset; member
34 struct ice40_fpga_priv *priv = mgr->priv; in ice40_fpga_ops_state()
36 return gpiod_get_value(priv->cdone) ? FPGA_MGR_STATE_OPERATING : in ice40_fpga_ops_state()
44 struct ice40_fpga_priv *priv = mgr->priv; in ice40_fpga_ops_write_init()
45 struct spi_device *dev = priv->dev; in ice40_fpga_ops_write_init()
49 .delay = { in ice40_fpga_ops_write_init()
[all …]
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dexynos4412-galaxy-s3.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
10 #include "exynos4412-midas.dtsi"
20 flen-gpios = <&gpj1 1 GPIO_ACTIVE_HIGH>;
21 enset-gpios = <&gpj1 2 GPIO_ACTIVE_HIGH>;
23 pinctrl-names = "default", "host", "isp";
24 pinctrl-0 = <&camera_flash_host>;
25 pinctrl-1 = <&camera_flash_host>;
26 pinctrl-2 = <&camera_flash_isp>;
28 flash-led {
[all …]
H A Drk3288-rock2-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 #include <dt-bindings/pwm/pwm.h>
12 emmc_pwrseq: emmc-pwrseq {
13 compatible = "mmc-pwrseq-emmc";
14 pinctrl-0 = <&emmc_reset>;
15 pinctrl-names = "default";
16 reset-gpios = <&gpio3 RK_PB1 GPIO_ACTIVE_LOW>;
19 ext_gmac: external-gmac-clock {
20 compatible = "fixed-clock";
21 #clock-cells = <0>;
[all …]
H A Ds5pv210-aries.dtsi1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
32 reserved-memory {
33 #address-cells = <1>;
34 #size-cells = <1>;
38 compatible = "shared-dma-pool";
39 no-map;
44 compatible = "shared-dma-pool";
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/qcom/
H A Dmsm8998.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 #include <dt-bindings/interrupt-controller/arm-gic.h>
5 #include <dt-bindings/clock/qcom,gcc-msm8998.h>
6 #include <dt-bindings/clock/qcom,gpucc-msm8998.h>
7 #include <dt-bindings/clock/qcom,rpmcc.h>
8 #include <dt-bindings/power/qcom-rpmpd.h>
9 #include <dt-bindings/gpio/gpio.h>
12 interrupt-parent = <&intc>;
14 qcom,msm-id = <292 0x0>;
16 #address-cells = <2>;
[all …]
/OK3568_Linux_fs/kernel/Documentation/admin-guide/blockdev/
H A Dparide.rst5 PARIDE v1.03 (c) 1997-8 Grant Guenther <grant@torque.net>
11 to personal computers, many external devices such as portable hard-disk,
12 CD-ROM, LS-120 and tape drives use the parallel port to connect to their
13 host computer. While some devices (notably scanners) use ad-hoc methods
16 a parallel-port adapter chip added in. Some of the original parallel port
18 (The Iomega PPA-3 adapter used in the ZIP drives is an example of this
26 which is then connected to a floppy-tape mechanism. The vast majority
29 were to open up a parallel port CD-ROM drive, for instance, one would
30 find a standard ATAPI CD-ROM drive, a power supply, and a single adapter
32 IDE cable. It is usually possible to exchange the CD-ROM device with
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/amlogic/
H A Dmeson-gxm-q200.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include <dt-bindings/input/input.h>
11 #include "meson-gxm.dtsi"
12 #include "meson-gx-p23x-q20x.dtsi"
15 compatible = "amlogic,q200", "amlogic,s912", "amlogic,meson-gxm";
18 adc-keys {
19 compatible = "adc-keys";
20 io-channels = <&saradc 0>;
21 io-channel-names = "buttons";
[all …]
H A Dmeson-gxl-s905d-p230.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include <dt-bindings/input/input.h>
11 #include "meson-gxl-s905d.dtsi"
12 #include "meson-gx-p23x-q20x.dtsi"
15 compatible = "amlogic,p230", "amlogic,s905d", "amlogic,meson-gxl";
18 adc-keys {
19 compatible = "adc-keys";
20 io-channels = <&saradc 0>;
21 io-channel-names = "buttons";
[all …]
/OK3568_Linux_fs/u-boot/doc/device-tree-bindings/net/
H A Dstmmac.txt4 - compatible: Should be "snps,dwmac-<ip_version>" "snps,dwmac"
5 For backwards compatibility: "st,spear600-gmac" is also supported.
6 - reg: Address and length of the register set for the device
7 - interrupt-parent: Should be the phandle for the interrupt controller
9 - interrupts: Should contain the STMMAC interrupts
10 - interrupt-names: Should contain the interrupt names "macirq"
13 - phy-mode: See ethernet.txt file in the same directory.
14 - snps,reset-gpio gpio number for phy reset.
15 - snps,reset-active-low boolean flag to indicate if phy reset is active low.
16 - snps,reset-delays-us is triplet of delays
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/usb/
H A Dci-hdrc-usb2.txt4 - compatible: should be one of:
5 "fsl,imx23-usb"
6 "fsl,imx27-usb"
7 "fsl,imx28-usb"
8 "fsl,imx6q-usb"
9 "fsl,imx6sl-usb"
10 "fsl,imx6sx-usb"
11 "fsl,imx6ul-usb"
12 "fsl,imx7d-usb"
13 "fsl,imx7ulp-usb"
[all …]
/OK3568_Linux_fs/kernel/drivers/acpi/
H A Dreboot.c1 // SPDX-License-Identifier: GPL-2.0
6 #include <linux/delay.h>
14 /* The reset register can only live on bus 0. */ in acpi_pci_reboot()
19 devfn = PCI_DEVFN((rr->address >> 32) & 0xffff, in acpi_pci_reboot()
20 (rr->address >> 16) & 0xffff); in acpi_pci_reboot()
22 /* Write the value that resets us. */ in acpi_pci_reboot()
24 (rr->address & 0xffff), reset_value); in acpi_pci_reboot()
44 /* ACPI reset register was only introduced with v2 of the FADT */ in acpi_reboot()
49 /* Is the reset register supported? The spec says we should be in acpi_reboot()
57 /* The reset register can only exist in I/O, Memory or PCI config space in acpi_reboot()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/
H A DKconfig.profile14 int "Runtime autosuspend delay for userspace GGTT mmaps (ms)"
21 that complements the runtime-pm autosuspend and provides a lower
22 floor on the autosuspend delay.
24 May be 0 to disable the extra delay and solely use the device level
25 runtime pm autosuspend delay tunable.
32 check the health of the GPU and undertake regular house-keeping of
48 expires, the HW will be reset to allow the more important context
66 take a non-negligible time to setup, we do a short spin first to
68 us to enable the interrupt.
78 int "How long to wait for an engine to quiesce gracefully before reset (ms)"
[all …]

12345678910>>...45