Home
last modified time | relevance | path

Searched defs:GICD_BASE (Results 1 – 22 of 22) sorted by relevance

/optee_os/core/arch/arm/plat-marvell/
H A Dplatform_config.h72 #define GICD_BASE (GIC_BASE + GICD_OFFSET) macro
103 #define GICD_BASE (GIC_BASE + GICD_OFFSET) macro
122 #define GICD_BASE (GIC_BASE + GICD_OFFSET) macro
144 #define GICD_BASE (GIC_BASE + GICD_OFFSET) macro
161 #define GICD_BASE (GIC_BASE + GICD_OFFSET) macro
/optee_os/core/arch/arm/plat-rockchip/
H A Dplatform_config.h23 #define GICD_BASE (GIC_BASE + 0x1000) macro
52 #define GICD_BASE GIC_BASE macro
74 #define GICD_BASE (GIC_BASE + 0x1000) macro
94 #define GICD_BASE GIC_BASE macro
/optee_os/core/arch/arm/plat-automotive_rd/
H A Dplatform_config.h31 #define GICD_BASE UL(0x20000000) macro
58 #define GICD_BASE UL(0x30000000) macro
/optee_os/core/arch/arm/plat-imx/registers/
H A Dimx95.h8 #define GICD_BASE 0x48000000 macro
H A Dimx93.h8 #define GICD_BASE 0x48000000 macro
H A Dimx8q.h9 #define GICD_BASE 0x51a00000 macro
H A Dimx8ulp.h10 #define GICD_BASE 0x2d400000 macro
H A Dimx8m.h11 #define GICD_BASE 0x38800000 macro
/optee_os/core/arch/arm/plat-qcom/
H A Dplatform_config.h24 #define GICD_BASE UL(0x17a00000) macro
/optee_os/core/arch/arm/plat-rzn1/
H A Dplatform_config.h20 #define GICD_BASE (GIC_BASE + GICD_OFFSET) macro
/optee_os/core/arch/arm/plat-nuvoton/
H A Dplatform_config.h22 #define GICD_BASE (GIC_BASE + GICD_OFFSET) macro
/optee_os/core/arch/arm/plat-rcar/
H A Dplatform_config.h43 #define GICD_BASE 0xF1010000 macro
52 #define GICD_BASE 0xF1000000 macro
/optee_os/core/arch/arm/plat-corstone1000/
H A Dplatform_config.h26 #define GICD_BASE (GIC_BASE + GICD_OFFSET) macro
/optee_os/core/arch/arm/plat-totalcompute/
H A Dplatform_config.h42 #define GICD_BASE (GIC_BASE + GICD_OFFSET) macro
/optee_os/core/arch/arm/plat-aspeed/
H A Dplatform_config.h27 #define GICD_BASE 0x12200000 macro
/optee_os/core/arch/arm/plat-ti/
H A Dplatform_config.h45 #define GICD_BASE (SCU_BASE + GICD_OFFSET) macro
80 #define GICD_BASE (SCU_BASE + GICD_OFFSET) macro
/optee_os/core/arch/arm/plat-rzg/
H A Dplatform_config.h17 #define GICD_BASE 0xF1010000 macro
/optee_os/core/arch/arm/plat-versal2/
H A Dplatform_config.h23 #define GICD_BASE U(0xE2000000) macro
/optee_os/core/arch/arm/plat-telechips/tcc805x/
H A Dplatform_config.h20 #define GICD_BASE U(0x17301000) macro
/optee_os/core/arch/arm/plat-bcm/
H A Dplatform_config.h18 #define GICD_BASE 0x63c00000 macro
/optee_os/core/arch/arm/plat-k3/
H A Dplatform_config.h59 #define GICD_BASE (SCU_BASE + GICD_OFFSET) macro
/optee_os/core/arch/arm/plat-vexpress/
H A Dplatform_config.h159 #define GICD_BASE (GIC_BASE + GICD_OFFSET) macro